SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF

PROBLEM TO BE SOLVED: To provide a semiconductor device which has high withstand voltage and can be manufactured at low cost, and a manufacturing method thereof. SOLUTION: The semiconductor device 100 has a structure in which a trench insulting gate transistor 30 is formed on the inside of a semicon...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: TSUZUKI YUKIO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator TSUZUKI YUKIO
description PROBLEM TO BE SOLVED: To provide a semiconductor device which has high withstand voltage and can be manufactured at low cost, and a manufacturing method thereof. SOLUTION: The semiconductor device 100 has a structure in which a trench insulting gate transistor 30 is formed on the inside of a semiconductor substrate 20, a LOCOS oxide film 40 is formed on the outside semiconductor substrate 20 so as to be separated from an outermost trench insulating gate TG1, a second conductivity-type semiconductor region 50 is formed from the lower part of the outermost trench insulating gate TG1 to the lower part of the LOCOS oxide film 40, the second conductivity-type semiconductor region 50 consists of a first concentration region 51 for covering a corner portion TG1c from the lower part of the outermost trench insulating gate TG1 and a second concentration region 52 for covering the lower part of the LOCOS oxide film 40, the second concentration region 52 has an impurity concentration set lower than the impurity concentration of the first concentration region 51, and the second concentration region 52 has a diffusion depth set shallower than the diffusion depth of the first concentration region 51. COPYRIGHT: (C)2009,JPO&INPIT
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2009016618A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2009016618A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2009016618A3</originalsourceid><addsrcrecordid>eNrjZDANdvX1dPb3cwl1DvEPUnBxDfN0dlVw9HNR8HX0C3VzdA4JDfL0c1fwdQ3x8HdRCPFwDXL1d-NhYE1LzClO5YXS3AxKbq4hzh66qQX58anFBYnJqXmpJfFeAUYGBpYGhmZmhhaOxkQpAgBKwyg2</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF</title><source>esp@cenet</source><creator>TSUZUKI YUKIO</creator><creatorcontrib>TSUZUKI YUKIO</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide a semiconductor device which has high withstand voltage and can be manufactured at low cost, and a manufacturing method thereof. SOLUTION: The semiconductor device 100 has a structure in which a trench insulting gate transistor 30 is formed on the inside of a semiconductor substrate 20, a LOCOS oxide film 40 is formed on the outside semiconductor substrate 20 so as to be separated from an outermost trench insulating gate TG1, a second conductivity-type semiconductor region 50 is formed from the lower part of the outermost trench insulating gate TG1 to the lower part of the LOCOS oxide film 40, the second conductivity-type semiconductor region 50 consists of a first concentration region 51 for covering a corner portion TG1c from the lower part of the outermost trench insulating gate TG1 and a second concentration region 52 for covering the lower part of the LOCOS oxide film 40, the second concentration region 52 has an impurity concentration set lower than the impurity concentration of the first concentration region 51, and the second concentration region 52 has a diffusion depth set shallower than the diffusion depth of the first concentration region 51. COPYRIGHT: (C)2009,JPO&amp;INPIT</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2009</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20090122&amp;DB=EPODOC&amp;CC=JP&amp;NR=2009016618A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20090122&amp;DB=EPODOC&amp;CC=JP&amp;NR=2009016618A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>TSUZUKI YUKIO</creatorcontrib><title>SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF</title><description>PROBLEM TO BE SOLVED: To provide a semiconductor device which has high withstand voltage and can be manufactured at low cost, and a manufacturing method thereof. SOLUTION: The semiconductor device 100 has a structure in which a trench insulting gate transistor 30 is formed on the inside of a semiconductor substrate 20, a LOCOS oxide film 40 is formed on the outside semiconductor substrate 20 so as to be separated from an outermost trench insulating gate TG1, a second conductivity-type semiconductor region 50 is formed from the lower part of the outermost trench insulating gate TG1 to the lower part of the LOCOS oxide film 40, the second conductivity-type semiconductor region 50 consists of a first concentration region 51 for covering a corner portion TG1c from the lower part of the outermost trench insulating gate TG1 and a second concentration region 52 for covering the lower part of the LOCOS oxide film 40, the second concentration region 52 has an impurity concentration set lower than the impurity concentration of the first concentration region 51, and the second concentration region 52 has a diffusion depth set shallower than the diffusion depth of the first concentration region 51. COPYRIGHT: (C)2009,JPO&amp;INPIT</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2009</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDANdvX1dPb3cwl1DvEPUnBxDfN0dlVw9HNR8HX0C3VzdA4JDfL0c1fwdQ3x8HdRCPFwDXL1d-NhYE1LzClO5YXS3AxKbq4hzh66qQX58anFBYnJqXmpJfFeAUYGBpYGhmZmhhaOxkQpAgBKwyg2</recordid><startdate>20090122</startdate><enddate>20090122</enddate><creator>TSUZUKI YUKIO</creator><scope>EVB</scope></search><sort><creationdate>20090122</creationdate><title>SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF</title><author>TSUZUKI YUKIO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2009016618A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2009</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>TSUZUKI YUKIO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>TSUZUKI YUKIO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF</title><date>2009-01-22</date><risdate>2009</risdate><abstract>PROBLEM TO BE SOLVED: To provide a semiconductor device which has high withstand voltage and can be manufactured at low cost, and a manufacturing method thereof. SOLUTION: The semiconductor device 100 has a structure in which a trench insulting gate transistor 30 is formed on the inside of a semiconductor substrate 20, a LOCOS oxide film 40 is formed on the outside semiconductor substrate 20 so as to be separated from an outermost trench insulating gate TG1, a second conductivity-type semiconductor region 50 is formed from the lower part of the outermost trench insulating gate TG1 to the lower part of the LOCOS oxide film 40, the second conductivity-type semiconductor region 50 consists of a first concentration region 51 for covering a corner portion TG1c from the lower part of the outermost trench insulating gate TG1 and a second concentration region 52 for covering the lower part of the LOCOS oxide film 40, the second concentration region 52 has an impurity concentration set lower than the impurity concentration of the first concentration region 51, and the second concentration region 52 has a diffusion depth set shallower than the diffusion depth of the first concentration region 51. COPYRIGHT: (C)2009,JPO&amp;INPIT</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2009016618A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-04T13%3A58%3A48IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=TSUZUKI%20YUKIO&rft.date=2009-01-22&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2009016618A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true