CLEARANCE CHECK CONTROL DEVICE IN PRINTED BOARD DESIGN CAD AND ITS METHOD

CLEARANCE CHECK CONTROL DEVICE IN PRINTED BOARD DESIGN CAD AND ITS METHOD

PROBLEM TO BE SOLVED: To achieve clearance check based on a circuit network with a plurality of design references/specifications by automating reference gap value calculation in a printed board CAD. SOLUTION: Attribute information classified with types or characteristics based on design standards or...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: SATO KATSUYA, KANEKO TOSHIKO
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator SATO KATSUYA
KANEKO TOSHIKO
description PROBLEM TO BE SOLVED: To achieve clearance check based on a circuit network with a plurality of design references/specifications by automating reference gap value calculation in a printed board CAD. SOLUTION: Attribute information classified with types or characteristics based on design standards or specifications is input to the circuit network of printed circuit board data, and when a plurality of design reference to be used are selected, the design reference information described based on the combination of the types or characteristics of the circuit network is used to automatically calculate a reference gap for performing the clearance check of printed circuit board design. COPYRIGHT: (C)2008,JPO&INPIT
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2008217227A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2008217227A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2008217227A3</originalsourceid><addsrcrecordid>eNrjZPB09nF1DHL0c3ZVcPZwdfZWcPb3Cwny91FwcQ3zBAp6-ikEBHn6hbi6KDj5Owa5AMWDPd39FJwdXRQc_VwUPEOCFXxdQzz8XXgYWNMSc4pTeaE0N4OSm2uIs4duakF-fGpxQWJyal5qSbxXgJGBgYWRobmRkbmjMVGKAC3jLMo</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>CLEARANCE CHECK CONTROL DEVICE IN PRINTED BOARD DESIGN CAD AND ITS METHOD</title><source>esp@cenet</source><creator>SATO KATSUYA ; KANEKO TOSHIKO</creator><creatorcontrib>SATO KATSUYA ; KANEKO TOSHIKO</creatorcontrib><description>PROBLEM TO BE SOLVED: To achieve clearance check based on a circuit network with a plurality of design references/specifications by automating reference gap value calculation in a printed board CAD. SOLUTION: Attribute information classified with types or characteristics based on design standards or specifications is input to the circuit network of printed circuit board data, and when a plurality of design reference to be used are selected, the design reference information described based on the combination of the types or characteristics of the circuit network is used to automatically calculate a reference gap for performing the clearance check of printed circuit board design. COPYRIGHT: (C)2008,JPO&amp;INPIT</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2008</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20080918&amp;DB=EPODOC&amp;CC=JP&amp;NR=2008217227A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20080918&amp;DB=EPODOC&amp;CC=JP&amp;NR=2008217227A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SATO KATSUYA</creatorcontrib><creatorcontrib>KANEKO TOSHIKO</creatorcontrib><title>CLEARANCE CHECK CONTROL DEVICE IN PRINTED BOARD DESIGN CAD AND ITS METHOD</title><description>PROBLEM TO BE SOLVED: To achieve clearance check based on a circuit network with a plurality of design references/specifications by automating reference gap value calculation in a printed board CAD. SOLUTION: Attribute information classified with types or characteristics based on design standards or specifications is input to the circuit network of printed circuit board data, and when a plurality of design reference to be used are selected, the design reference information described based on the combination of the types or characteristics of the circuit network is used to automatically calculate a reference gap for performing the clearance check of printed circuit board design. COPYRIGHT: (C)2008,JPO&amp;INPIT</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2008</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPB09nF1DHL0c3ZVcPZwdfZWcPb3Cwny91FwcQ3zBAp6-ikEBHn6hbi6KDj5Owa5AMWDPd39FJwdXRQc_VwUPEOCFXxdQzz8XXgYWNMSc4pTeaE0N4OSm2uIs4duakF-fGpxQWJyal5qSbxXgJGBgYWRobmRkbmjMVGKAC3jLMo</recordid><startdate>20080918</startdate><enddate>20080918</enddate><creator>SATO KATSUYA</creator><creator>KANEKO TOSHIKO</creator><scope>EVB</scope></search><sort><creationdate>20080918</creationdate><title>CLEARANCE CHECK CONTROL DEVICE IN PRINTED BOARD DESIGN CAD AND ITS METHOD</title><author>SATO KATSUYA ; KANEKO TOSHIKO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2008217227A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2008</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>SATO KATSUYA</creatorcontrib><creatorcontrib>KANEKO TOSHIKO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SATO KATSUYA</au><au>KANEKO TOSHIKO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>CLEARANCE CHECK CONTROL DEVICE IN PRINTED BOARD DESIGN CAD AND ITS METHOD</title><date>2008-09-18</date><risdate>2008</risdate><abstract>PROBLEM TO BE SOLVED: To achieve clearance check based on a circuit network with a plurality of design references/specifications by automating reference gap value calculation in a printed board CAD. SOLUTION: Attribute information classified with types or characteristics based on design standards or specifications is input to the circuit network of printed circuit board data, and when a plurality of design reference to be used are selected, the design reference information described based on the combination of the types or characteristics of the circuit network is used to automatically calculate a reference gap for performing the clearance check of printed circuit board design. COPYRIGHT: (C)2008,JPO&amp;INPIT</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2008217227A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title CLEARANCE CHECK CONTROL DEVICE IN PRINTED BOARD DESIGN CAD AND ITS METHOD
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-06T18%3A26%3A43IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SATO%20KATSUYA&rft.date=2008-09-18&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2008217227A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true