CLOCK RECOVERY APPARATUS

PROBLEM TO BE SOLVED: To provide a clock recovery apparatus capable of performing stable high-speed operation. SOLUTION: A clock recovery apparatus 1 for generating a recovered clock CK1 for data reception from received data D1 includes: an oscillator 21 which generates a first signal S1 having a pr...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: IKEZAWA KATSUYA, TOYAMA AKIRA, ODAKA HIROHISA, SUGAWARA HIROSHI, KOBAYASHI TOSHIAKI, AKASAKA KYOICHI, SUZUKI NORINARI, YAGIHARA TAKESHI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator IKEZAWA KATSUYA
TOYAMA AKIRA
ODAKA HIROHISA
SUGAWARA HIROSHI
KOBAYASHI TOSHIAKI
AKASAKA KYOICHI
SUZUKI NORINARI
YAGIHARA TAKESHI
description PROBLEM TO BE SOLVED: To provide a clock recovery apparatus capable of performing stable high-speed operation. SOLUTION: A clock recovery apparatus 1 for generating a recovered clock CK1 for data reception from received data D1 includes: an oscillator 21 which generates a first signal S1 having a predetermined frequency and synchronized with the received data; and an oscillator 22 which is connected in series to the oscillator 21 and generates a signal S1 having a predetermined frequency and synchronized with the signal S1 as the recovered clock CK1. COPYRIGHT: (C)2008,JPO&INPIT
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2008211742A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2008211742A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2008211742A3</originalsourceid><addsrcrecordid>eNrjZJBw9vF39lYIcnX2D3MNilRwDAhwDHIMCQ3mYWBNS8wpTuWF0twMSm6uIc4euqkF-fGpxQWJyal5qSXxXgFGBgYWRoaG5iZGjsZEKQIAOWUgNQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>CLOCK RECOVERY APPARATUS</title><source>esp@cenet</source><creator>IKEZAWA KATSUYA ; TOYAMA AKIRA ; ODAKA HIROHISA ; SUGAWARA HIROSHI ; KOBAYASHI TOSHIAKI ; AKASAKA KYOICHI ; SUZUKI NORINARI ; YAGIHARA TAKESHI</creator><creatorcontrib>IKEZAWA KATSUYA ; TOYAMA AKIRA ; ODAKA HIROHISA ; SUGAWARA HIROSHI ; KOBAYASHI TOSHIAKI ; AKASAKA KYOICHI ; SUZUKI NORINARI ; YAGIHARA TAKESHI</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide a clock recovery apparatus capable of performing stable high-speed operation. SOLUTION: A clock recovery apparatus 1 for generating a recovered clock CK1 for data reception from received data D1 includes: an oscillator 21 which generates a first signal S1 having a predetermined frequency and synchronized with the received data; and an oscillator 22 which is connected in series to the oscillator 21 and generates a signal S1 having a predetermined frequency and synchronized with the signal S1 as the recovered clock CK1. COPYRIGHT: (C)2008,JPO&amp;INPIT</description><language>eng</language><subject>AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES ; BASIC ELECTRONIC CIRCUITRY ; ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><creationdate>2008</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20080911&amp;DB=EPODOC&amp;CC=JP&amp;NR=2008211742A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20080911&amp;DB=EPODOC&amp;CC=JP&amp;NR=2008211742A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>IKEZAWA KATSUYA</creatorcontrib><creatorcontrib>TOYAMA AKIRA</creatorcontrib><creatorcontrib>ODAKA HIROHISA</creatorcontrib><creatorcontrib>SUGAWARA HIROSHI</creatorcontrib><creatorcontrib>KOBAYASHI TOSHIAKI</creatorcontrib><creatorcontrib>AKASAKA KYOICHI</creatorcontrib><creatorcontrib>SUZUKI NORINARI</creatorcontrib><creatorcontrib>YAGIHARA TAKESHI</creatorcontrib><title>CLOCK RECOVERY APPARATUS</title><description>PROBLEM TO BE SOLVED: To provide a clock recovery apparatus capable of performing stable high-speed operation. SOLUTION: A clock recovery apparatus 1 for generating a recovered clock CK1 for data reception from received data D1 includes: an oscillator 21 which generates a first signal S1 having a predetermined frequency and synchronized with the received data; and an oscillator 22 which is connected in series to the oscillator 21 and generates a signal S1 having a predetermined frequency and synchronized with the signal S1 as the recovered clock CK1. COPYRIGHT: (C)2008,JPO&amp;INPIT</description><subject>AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES</subject><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2008</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJBw9vF39lYIcnX2D3MNilRwDAhwDHIMCQ3mYWBNS8wpTuWF0twMSm6uIc4euqkF-fGpxQWJyal5qSXxXgFGBgYWRoaG5iZGjsZEKQIAOWUgNQ</recordid><startdate>20080911</startdate><enddate>20080911</enddate><creator>IKEZAWA KATSUYA</creator><creator>TOYAMA AKIRA</creator><creator>ODAKA HIROHISA</creator><creator>SUGAWARA HIROSHI</creator><creator>KOBAYASHI TOSHIAKI</creator><creator>AKASAKA KYOICHI</creator><creator>SUZUKI NORINARI</creator><creator>YAGIHARA TAKESHI</creator><scope>EVB</scope></search><sort><creationdate>20080911</creationdate><title>CLOCK RECOVERY APPARATUS</title><author>IKEZAWA KATSUYA ; TOYAMA AKIRA ; ODAKA HIROHISA ; SUGAWARA HIROSHI ; KOBAYASHI TOSHIAKI ; AKASAKA KYOICHI ; SUZUKI NORINARI ; YAGIHARA TAKESHI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2008211742A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2008</creationdate><topic>AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES</topic><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>IKEZAWA KATSUYA</creatorcontrib><creatorcontrib>TOYAMA AKIRA</creatorcontrib><creatorcontrib>ODAKA HIROHISA</creatorcontrib><creatorcontrib>SUGAWARA HIROSHI</creatorcontrib><creatorcontrib>KOBAYASHI TOSHIAKI</creatorcontrib><creatorcontrib>AKASAKA KYOICHI</creatorcontrib><creatorcontrib>SUZUKI NORINARI</creatorcontrib><creatorcontrib>YAGIHARA TAKESHI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>IKEZAWA KATSUYA</au><au>TOYAMA AKIRA</au><au>ODAKA HIROHISA</au><au>SUGAWARA HIROSHI</au><au>KOBAYASHI TOSHIAKI</au><au>AKASAKA KYOICHI</au><au>SUZUKI NORINARI</au><au>YAGIHARA TAKESHI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>CLOCK RECOVERY APPARATUS</title><date>2008-09-11</date><risdate>2008</risdate><abstract>PROBLEM TO BE SOLVED: To provide a clock recovery apparatus capable of performing stable high-speed operation. SOLUTION: A clock recovery apparatus 1 for generating a recovered clock CK1 for data reception from received data D1 includes: an oscillator 21 which generates a first signal S1 having a predetermined frequency and synchronized with the received data; and an oscillator 22 which is connected in series to the oscillator 21 and generates a signal S1 having a predetermined frequency and synchronized with the signal S1 as the recovered clock CK1. COPYRIGHT: (C)2008,JPO&amp;INPIT</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2008211742A
source esp@cenet
subjects AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
BASIC ELECTRONIC CIRCUITRY
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
title CLOCK RECOVERY APPARATUS
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-01T21%3A54%3A19IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=IKEZAWA%20KATSUYA&rft.date=2008-09-11&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2008211742A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true