METHOD AND DEVICE FOR INSPECTION OF SEMICONDUCTOR CHIP

PROBLEM TO BE SOLVED: To provide an inspection device and an inspection method of a semiconductor chip which do not take a lot of troubles with transfer operation and are free from chip flaw and crack fault due to handling. SOLUTION: The inspection device 101 of a semiconductor chip has a first prob...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: KAWASHIMA ISAMU
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KAWASHIMA ISAMU
description PROBLEM TO BE SOLVED: To provide an inspection device and an inspection method of a semiconductor chip which do not take a lot of troubles with transfer operation and are free from chip flaw and crack fault due to handling. SOLUTION: The inspection device 101 of a semiconductor chip has a first probe 27 and a second probe 104 for applying an electrical signal to an LD chip 3a, and an optical detector 13 for detecting projection light 15 projected by the LD chip 3a. In the inspection device 101 of a semiconductor chip, a prescribed electrical signal is applied to the LD chip 3a and judgement or discrimination of defective or non-defective structure is carried out by detecting the projection light 15. It has a tilting stage 102 as a chip tilting means for tilting the LD chip 3a by a prescribed angle Θ, and a vertical movement mechanism 103 for moving the tilting stage 102 up and down. COPYRIGHT: (C)2007,JPO&INPIT
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2007214382A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2007214382A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2007214382A3</originalsourceid><addsrcrecordid>eNrjZDDzdQ3x8HdRcPRzUXBxDfN0dlVw8w9S8PQLDnB1DvH091Pwd1MIdvX1dPb3cwl1DgHKOXt4BvAwsKYl5hSn8kJpbgYlN9cQZw_d1IL8-NTigsTk1LzUknivACMDA3MjQxNjCyNHY6IUAQBJNigq</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHOD AND DEVICE FOR INSPECTION OF SEMICONDUCTOR CHIP</title><source>esp@cenet</source><creator>KAWASHIMA ISAMU</creator><creatorcontrib>KAWASHIMA ISAMU</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide an inspection device and an inspection method of a semiconductor chip which do not take a lot of troubles with transfer operation and are free from chip flaw and crack fault due to handling. SOLUTION: The inspection device 101 of a semiconductor chip has a first probe 27 and a second probe 104 for applying an electrical signal to an LD chip 3a, and an optical detector 13 for detecting projection light 15 projected by the LD chip 3a. In the inspection device 101 of a semiconductor chip, a prescribed electrical signal is applied to the LD chip 3a and judgement or discrimination of defective or non-defective structure is carried out by detecting the projection light 15. It has a tilting stage 102 as a chip tilting means for tilting the LD chip 3a by a prescribed angle Θ, and a vertical movement mechanism 103 for moving the tilting stage 102 up and down. COPYRIGHT: (C)2007,JPO&amp;INPIT</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; DEVICES USING STIMULATED EMISSION ; ELECTRICITY</subject><creationdate>2007</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20070823&amp;DB=EPODOC&amp;CC=JP&amp;NR=2007214382A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20070823&amp;DB=EPODOC&amp;CC=JP&amp;NR=2007214382A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KAWASHIMA ISAMU</creatorcontrib><title>METHOD AND DEVICE FOR INSPECTION OF SEMICONDUCTOR CHIP</title><description>PROBLEM TO BE SOLVED: To provide an inspection device and an inspection method of a semiconductor chip which do not take a lot of troubles with transfer operation and are free from chip flaw and crack fault due to handling. SOLUTION: The inspection device 101 of a semiconductor chip has a first probe 27 and a second probe 104 for applying an electrical signal to an LD chip 3a, and an optical detector 13 for detecting projection light 15 projected by the LD chip 3a. In the inspection device 101 of a semiconductor chip, a prescribed electrical signal is applied to the LD chip 3a and judgement or discrimination of defective or non-defective structure is carried out by detecting the projection light 15. It has a tilting stage 102 as a chip tilting means for tilting the LD chip 3a by a prescribed angle Θ, and a vertical movement mechanism 103 for moving the tilting stage 102 up and down. COPYRIGHT: (C)2007,JPO&amp;INPIT</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>DEVICES USING STIMULATED EMISSION</subject><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2007</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDDzdQ3x8HdRcPRzUXBxDfN0dlVw8w9S8PQLDnB1DvH091Pwd1MIdvX1dPb3cwl1DgHKOXt4BvAwsKYl5hSn8kJpbgYlN9cQZw_d1IL8-NTigsTk1LzUknivACMDA3MjQxNjCyNHY6IUAQBJNigq</recordid><startdate>20070823</startdate><enddate>20070823</enddate><creator>KAWASHIMA ISAMU</creator><scope>EVB</scope></search><sort><creationdate>20070823</creationdate><title>METHOD AND DEVICE FOR INSPECTION OF SEMICONDUCTOR CHIP</title><author>KAWASHIMA ISAMU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2007214382A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2007</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>DEVICES USING STIMULATED EMISSION</topic><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>KAWASHIMA ISAMU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KAWASHIMA ISAMU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHOD AND DEVICE FOR INSPECTION OF SEMICONDUCTOR CHIP</title><date>2007-08-23</date><risdate>2007</risdate><abstract>PROBLEM TO BE SOLVED: To provide an inspection device and an inspection method of a semiconductor chip which do not take a lot of troubles with transfer operation and are free from chip flaw and crack fault due to handling. SOLUTION: The inspection device 101 of a semiconductor chip has a first probe 27 and a second probe 104 for applying an electrical signal to an LD chip 3a, and an optical detector 13 for detecting projection light 15 projected by the LD chip 3a. In the inspection device 101 of a semiconductor chip, a prescribed electrical signal is applied to the LD chip 3a and judgement or discrimination of defective or non-defective structure is carried out by detecting the projection light 15. It has a tilting stage 102 as a chip tilting means for tilting the LD chip 3a by a prescribed angle Θ, and a vertical movement mechanism 103 for moving the tilting stage 102 up and down. COPYRIGHT: (C)2007,JPO&amp;INPIT</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2007214382A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
DEVICES USING STIMULATED EMISSION
ELECTRICITY
title METHOD AND DEVICE FOR INSPECTION OF SEMICONDUCTOR CHIP
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-04T18%3A41%3A58IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KAWASHIMA%20ISAMU&rft.date=2007-08-23&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2007214382A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true