METHOD AND APPARATUS FOR DIVIDING DIGITAL SIGNAL BY X.5 IN INFORMATION HANDLING SYSTEM
PROBLEM TO BE SOLVED: To provide a method and apparatus for dividing a clock signal by a non integer value to give an output signal exhibiting a 50/50 duty cycle. SOLUTION: An information handling system including a divider circuit is disclosed that divides an input clock signal by a non integer val...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | PROBLEM TO BE SOLVED: To provide a method and apparatus for dividing a clock signal by a non integer value to give an output signal exhibiting a 50/50 duty cycle. SOLUTION: An information handling system including a divider circuit is disclosed that divides an input clock signal by a non integer value to generate an output clock signal. The resultant output clock signal exhibits a 50/50 duty cycle in one embodiment. The disclosed divider methodology permits the design of advanced circuit functions, such as double data rate memory operations, without the need for additional clock signal sources. COPYRIGHT: (C)2007,JPO&INPIT |
---|