TOUGH SHALLOW TRENCH SEPARATING STRUCTURE AND METHOD FOR FORMING SHALLOW TRENCH SEPARATING STRUCTURE

PROBLEM TO BE SOLVED: To provide a shallow trench separating structure that a dielectric material is located in voids of a material filled in the trench, and a method for forming its shallow trench separating structure concerning a semiconductor substrate. SOLUTION: In the method for forming the sha...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: RANBIA SING, NANDA ARUN K, ROSSI NACE
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator RANBIA SING
NANDA ARUN K
ROSSI NACE
description PROBLEM TO BE SOLVED: To provide a shallow trench separating structure that a dielectric material is located in voids of a material filled in the trench, and a method for forming its shallow trench separating structure concerning a semiconductor substrate. SOLUTION: In the method for forming the shallow trench separating structure 84, those voids are formed in a wet cleaning process after forming the dielectric material 56 in the trench. A conformal silicon nitride layer is formed on the substrate and in the voids. After removing the silicon nitride layer, the voids are at least partially filled with a silicon nitride material. COPYRIGHT: (C)2007,JPO&INPIT
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2007184588A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2007184588A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2007184588A3</originalsourceid><addsrcrecordid>eNrjZEgJ8Q9191AI9nD08fEPVwgJcvVzBnJdAxyDHEM8_dwVgkOCQp1DQoNcFRz9XBR8XUM8_F0U3PyDQNgXrICwVh4G1rTEnOJUXijNzaDk5hri7KGbWpAfn1pckJicmpdaEu8VYGRgYG5oYWJqYeFoTJQiAAXfNaM</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>TOUGH SHALLOW TRENCH SEPARATING STRUCTURE AND METHOD FOR FORMING SHALLOW TRENCH SEPARATING STRUCTURE</title><source>esp@cenet</source><creator>RANBIA SING ; NANDA ARUN K ; ROSSI NACE</creator><creatorcontrib>RANBIA SING ; NANDA ARUN K ; ROSSI NACE</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide a shallow trench separating structure that a dielectric material is located in voids of a material filled in the trench, and a method for forming its shallow trench separating structure concerning a semiconductor substrate. SOLUTION: In the method for forming the shallow trench separating structure 84, those voids are formed in a wet cleaning process after forming the dielectric material 56 in the trench. A conformal silicon nitride layer is formed on the substrate and in the voids. After removing the silicon nitride layer, the voids are at least partially filled with a silicon nitride material. COPYRIGHT: (C)2007,JPO&amp;INPIT</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2007</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20070719&amp;DB=EPODOC&amp;CC=JP&amp;NR=2007184588A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25562,76317</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20070719&amp;DB=EPODOC&amp;CC=JP&amp;NR=2007184588A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>RANBIA SING</creatorcontrib><creatorcontrib>NANDA ARUN K</creatorcontrib><creatorcontrib>ROSSI NACE</creatorcontrib><title>TOUGH SHALLOW TRENCH SEPARATING STRUCTURE AND METHOD FOR FORMING SHALLOW TRENCH SEPARATING STRUCTURE</title><description>PROBLEM TO BE SOLVED: To provide a shallow trench separating structure that a dielectric material is located in voids of a material filled in the trench, and a method for forming its shallow trench separating structure concerning a semiconductor substrate. SOLUTION: In the method for forming the shallow trench separating structure 84, those voids are formed in a wet cleaning process after forming the dielectric material 56 in the trench. A conformal silicon nitride layer is formed on the substrate and in the voids. After removing the silicon nitride layer, the voids are at least partially filled with a silicon nitride material. COPYRIGHT: (C)2007,JPO&amp;INPIT</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2007</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZEgJ8Q9191AI9nD08fEPVwgJcvVzBnJdAxyDHEM8_dwVgkOCQp1DQoNcFRz9XBR8XUM8_F0U3PyDQNgXrICwVh4G1rTEnOJUXijNzaDk5hri7KGbWpAfn1pckJicmpdaEu8VYGRgYG5oYWJqYeFoTJQiAAXfNaM</recordid><startdate>20070719</startdate><enddate>20070719</enddate><creator>RANBIA SING</creator><creator>NANDA ARUN K</creator><creator>ROSSI NACE</creator><scope>EVB</scope></search><sort><creationdate>20070719</creationdate><title>TOUGH SHALLOW TRENCH SEPARATING STRUCTURE AND METHOD FOR FORMING SHALLOW TRENCH SEPARATING STRUCTURE</title><author>RANBIA SING ; NANDA ARUN K ; ROSSI NACE</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2007184588A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2007</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>RANBIA SING</creatorcontrib><creatorcontrib>NANDA ARUN K</creatorcontrib><creatorcontrib>ROSSI NACE</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>RANBIA SING</au><au>NANDA ARUN K</au><au>ROSSI NACE</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>TOUGH SHALLOW TRENCH SEPARATING STRUCTURE AND METHOD FOR FORMING SHALLOW TRENCH SEPARATING STRUCTURE</title><date>2007-07-19</date><risdate>2007</risdate><abstract>PROBLEM TO BE SOLVED: To provide a shallow trench separating structure that a dielectric material is located in voids of a material filled in the trench, and a method for forming its shallow trench separating structure concerning a semiconductor substrate. SOLUTION: In the method for forming the shallow trench separating structure 84, those voids are formed in a wet cleaning process after forming the dielectric material 56 in the trench. A conformal silicon nitride layer is formed on the substrate and in the voids. After removing the silicon nitride layer, the voids are at least partially filled with a silicon nitride material. COPYRIGHT: (C)2007,JPO&amp;INPIT</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2007184588A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title TOUGH SHALLOW TRENCH SEPARATING STRUCTURE AND METHOD FOR FORMING SHALLOW TRENCH SEPARATING STRUCTURE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-09T11%3A04%3A37IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=RANBIA%20SING&rft.date=2007-07-19&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2007184588A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true