HIGH-PERFORMANCE CMOS CIRCUIT, AND MANUFACTURING METHOD THEREFOR
PROBLEM TO BE SOLVED: To provide a CMOS circuit which includes an n-FET gate stack having a gate dielectric and a metal gate conductor, and a p-FET gate stack having a gate dielectric layer and a silicon-containing gate conductor. SOLUTION: In the high-performance complementary metal oxide film semi...
Gespeichert in:
Hauptverfasser: | , , , , , , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | PROBLEM TO BE SOLVED: To provide a CMOS circuit which includes an n-FET gate stack having a gate dielectric and a metal gate conductor, and a p-FET gate stack having a gate dielectric layer and a silicon-containing gate conductor. SOLUTION: In the high-performance complementary metal oxide film semiconductor (CMOS) circuit, each semiconductor unit has at least the first gate stack and the second gate stack. The first gate stack is disposed on a first device region (e.g., n-FET device region) in a semiconductor board, and at least includes a gate dielectric layer 14, a metal gate conductor 16, and a silicon-containing gate conductor 18 that are laminated in increasing order. The second gate stack is disposed on a second device region (e.g., p-FET device region) in the semiconductor board; and at least includes a gate dielectric layer, and a silicon-containing gate conductor that are laminated in increasing order. The first and second gate stacks can be formed on the semiconductor board by a variety of integrated methods. COPYRIGHT: (C)2007,JPO&INPIT |
---|