MICROPROCESSOR
PROBLEM TO BE SOLVED: To provide a microprocessor adapted to decode the same instruction codes as each instruction for processing data of various data length. SOLUTION: In this microprocessor, a decode part includes a data length holding circuit holding data length selecting information. An instruct...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | MURAMATSU SHINYA HAMAGUCHI TOSHIFUMI ODAWARA HIROYUKI |
| description | PROBLEM TO BE SOLVED: To provide a microprocessor adapted to decode the same instruction codes as each instruction for processing data of various data length. SOLUTION: In this microprocessor, a decode part includes a data length holding circuit holding data length selecting information. An instruction for specifying the data length of data stored in a general register such as an instruction for storing 8-bit immediate data in a register R1 is preliminarily determined as a first-class instruction, and an instruction for processing data stored in the general register which is an instruction without clearly specifying data length or capable of processing data of various data lengths is preliminarily determined as a second-class instructions. The decode part updates the data length selecting information according to the first-class instruction at the time of decoding the first-class instruction, and specifies, at the time of decoding the second-class instruction, the data length by referring to the data length selecting information. COPYRIGHT: (C)2007,JPO&INPIT |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2007122626A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2007122626A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2007122626A3</originalsourceid><addsrcrecordid>eNrjZODz9XQO8g8I8nd2DQ72D-JhYE1LzClO5YXS3AxKbq4hzh66qQX58anFBYnJqXmpJfFeAUYGBuaGRkZmRmaOxkQpAgAZAh2b</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MICROPROCESSOR</title><source>esp@cenet</source><creator>MURAMATSU SHINYA ; HAMAGUCHI TOSHIFUMI ; ODAWARA HIROYUKI</creator><creatorcontrib>MURAMATSU SHINYA ; HAMAGUCHI TOSHIFUMI ; ODAWARA HIROYUKI</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide a microprocessor adapted to decode the same instruction codes as each instruction for processing data of various data length. SOLUTION: In this microprocessor, a decode part includes a data length holding circuit holding data length selecting information. An instruction for specifying the data length of data stored in a general register such as an instruction for storing 8-bit immediate data in a register R1 is preliminarily determined as a first-class instruction, and an instruction for processing data stored in the general register which is an instruction without clearly specifying data length or capable of processing data of various data lengths is preliminarily determined as a second-class instructions. The decode part updates the data length selecting information according to the first-class instruction at the time of decoding the first-class instruction, and specifies, at the time of decoding the second-class instruction, the data length by referring to the data length selecting information. COPYRIGHT: (C)2007,JPO&INPIT</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2007</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20070517&DB=EPODOC&CC=JP&NR=2007122626A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20070517&DB=EPODOC&CC=JP&NR=2007122626A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MURAMATSU SHINYA</creatorcontrib><creatorcontrib>HAMAGUCHI TOSHIFUMI</creatorcontrib><creatorcontrib>ODAWARA HIROYUKI</creatorcontrib><title>MICROPROCESSOR</title><description>PROBLEM TO BE SOLVED: To provide a microprocessor adapted to decode the same instruction codes as each instruction for processing data of various data length. SOLUTION: In this microprocessor, a decode part includes a data length holding circuit holding data length selecting information. An instruction for specifying the data length of data stored in a general register such as an instruction for storing 8-bit immediate data in a register R1 is preliminarily determined as a first-class instruction, and an instruction for processing data stored in the general register which is an instruction without clearly specifying data length or capable of processing data of various data lengths is preliminarily determined as a second-class instructions. The decode part updates the data length selecting information according to the first-class instruction at the time of decoding the first-class instruction, and specifies, at the time of decoding the second-class instruction, the data length by referring to the data length selecting information. COPYRIGHT: (C)2007,JPO&INPIT</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2007</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZODz9XQO8g8I8nd2DQ72D-JhYE1LzClO5YXS3AxKbq4hzh66qQX58anFBYnJqXmpJfFeAUYGBuaGRkZmRmaOxkQpAgAZAh2b</recordid><startdate>20070517</startdate><enddate>20070517</enddate><creator>MURAMATSU SHINYA</creator><creator>HAMAGUCHI TOSHIFUMI</creator><creator>ODAWARA HIROYUKI</creator><scope>EVB</scope></search><sort><creationdate>20070517</creationdate><title>MICROPROCESSOR</title><author>MURAMATSU SHINYA ; HAMAGUCHI TOSHIFUMI ; ODAWARA HIROYUKI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2007122626A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2007</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>MURAMATSU SHINYA</creatorcontrib><creatorcontrib>HAMAGUCHI TOSHIFUMI</creatorcontrib><creatorcontrib>ODAWARA HIROYUKI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MURAMATSU SHINYA</au><au>HAMAGUCHI TOSHIFUMI</au><au>ODAWARA HIROYUKI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MICROPROCESSOR</title><date>2007-05-17</date><risdate>2007</risdate><abstract>PROBLEM TO BE SOLVED: To provide a microprocessor adapted to decode the same instruction codes as each instruction for processing data of various data length. SOLUTION: In this microprocessor, a decode part includes a data length holding circuit holding data length selecting information. An instruction for specifying the data length of data stored in a general register such as an instruction for storing 8-bit immediate data in a register R1 is preliminarily determined as a first-class instruction, and an instruction for processing data stored in the general register which is an instruction without clearly specifying data length or capable of processing data of various data lengths is preliminarily determined as a second-class instructions. The decode part updates the data length selecting information according to the first-class instruction at the time of decoding the first-class instruction, and specifies, at the time of decoding the second-class instruction, the data length by referring to the data length selecting information. COPYRIGHT: (C)2007,JPO&INPIT</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_JP2007122626A |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | MICROPROCESSOR |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-24T14%3A18%3A24IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MURAMATSU%20SHINYA&rft.date=2007-05-17&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2007122626A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |