SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE

PROBLEM TO BE SOLVED: To achieve low resistance of a source/drain layer and suppress a short channel effect while suppressing junction leak. SOLUTION: A source layer 18a consisting of an alloy layer having a bottom surface contacting an insulation layer 12 is arranged on one side of a gate electrode...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: WATANABE YUKIMUNE, UDA SHINJI, MISE NOBUYUKI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator WATANABE YUKIMUNE
UDA SHINJI
MISE NOBUYUKI
description PROBLEM TO BE SOLVED: To achieve low resistance of a source/drain layer and suppress a short channel effect while suppressing junction leak. SOLUTION: A source layer 18a consisting of an alloy layer having a bottom surface contacting an insulation layer 12 is arranged on one side of a gate electrode 15. A junction surface to a channel region 17 is formed along a crystal orientation surface 20a of a single crystal semiconductor layer 13. A drain layer 18b consisting of an alloy layer having a bottom surface contacting the insulation layer 12 is formed on the other side of the gate electrode 15. A junction surface to the channel region 17 is formed along a crystal orientation surface 20b of the single crystal semiconductor layer 13. An impurity introducing layer 19a formed in self alignment along the crystal orientation surface 20a is provided on the interface between the alloy layer forming the source layer 18a and the semiconductor layer 13. An impurity introducing layer 19b formed in self alignment along the crystal orientation surface 20b is provided on the interface between the alloy layer forming the drain layer 18b and the semiconductor layer 13. COPYRIGHT: (C)2007,JPO&INPIT
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2006344804A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2006344804A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2006344804A3</originalsourceid><addsrcrecordid>eNrjZHANdvX1dPb3cwl1DvEPUnBxDfN0dlVw9HNR8HUN8fB3UfB3U_B19At1c3QOCQ3y9HNXwKaBh4E1LTGnOJUXSnMzKLm5hjh76KYW5MenFhckJqfmpZbEewUYGRiYGZuYWBiYOBoTpQgA6VgsmQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE</title><source>esp@cenet</source><creator>WATANABE YUKIMUNE ; UDA SHINJI ; MISE NOBUYUKI</creator><creatorcontrib>WATANABE YUKIMUNE ; UDA SHINJI ; MISE NOBUYUKI</creatorcontrib><description>PROBLEM TO BE SOLVED: To achieve low resistance of a source/drain layer and suppress a short channel effect while suppressing junction leak. SOLUTION: A source layer 18a consisting of an alloy layer having a bottom surface contacting an insulation layer 12 is arranged on one side of a gate electrode 15. A junction surface to a channel region 17 is formed along a crystal orientation surface 20a of a single crystal semiconductor layer 13. A drain layer 18b consisting of an alloy layer having a bottom surface contacting the insulation layer 12 is formed on the other side of the gate electrode 15. A junction surface to the channel region 17 is formed along a crystal orientation surface 20b of the single crystal semiconductor layer 13. An impurity introducing layer 19a formed in self alignment along the crystal orientation surface 20a is provided on the interface between the alloy layer forming the source layer 18a and the semiconductor layer 13. An impurity introducing layer 19b formed in self alignment along the crystal orientation surface 20b is provided on the interface between the alloy layer forming the drain layer 18b and the semiconductor layer 13. COPYRIGHT: (C)2007,JPO&amp;INPIT</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2006</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20061221&amp;DB=EPODOC&amp;CC=JP&amp;NR=2006344804A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20061221&amp;DB=EPODOC&amp;CC=JP&amp;NR=2006344804A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WATANABE YUKIMUNE</creatorcontrib><creatorcontrib>UDA SHINJI</creatorcontrib><creatorcontrib>MISE NOBUYUKI</creatorcontrib><title>SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE</title><description>PROBLEM TO BE SOLVED: To achieve low resistance of a source/drain layer and suppress a short channel effect while suppressing junction leak. SOLUTION: A source layer 18a consisting of an alloy layer having a bottom surface contacting an insulation layer 12 is arranged on one side of a gate electrode 15. A junction surface to a channel region 17 is formed along a crystal orientation surface 20a of a single crystal semiconductor layer 13. A drain layer 18b consisting of an alloy layer having a bottom surface contacting the insulation layer 12 is formed on the other side of the gate electrode 15. A junction surface to the channel region 17 is formed along a crystal orientation surface 20b of the single crystal semiconductor layer 13. An impurity introducing layer 19a formed in self alignment along the crystal orientation surface 20a is provided on the interface between the alloy layer forming the source layer 18a and the semiconductor layer 13. An impurity introducing layer 19b formed in self alignment along the crystal orientation surface 20b is provided on the interface between the alloy layer forming the drain layer 18b and the semiconductor layer 13. COPYRIGHT: (C)2007,JPO&amp;INPIT</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2006</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHANdvX1dPb3cwl1DvEPUnBxDfN0dlVw9HNR8HUN8fB3UfB3U_B19At1c3QOCQ3y9HNXwKaBh4E1LTGnOJUXSnMzKLm5hjh76KYW5MenFhckJqfmpZbEewUYGRiYGZuYWBiYOBoTpQgA6VgsmQ</recordid><startdate>20061221</startdate><enddate>20061221</enddate><creator>WATANABE YUKIMUNE</creator><creator>UDA SHINJI</creator><creator>MISE NOBUYUKI</creator><scope>EVB</scope></search><sort><creationdate>20061221</creationdate><title>SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE</title><author>WATANABE YUKIMUNE ; UDA SHINJI ; MISE NOBUYUKI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2006344804A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2006</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>WATANABE YUKIMUNE</creatorcontrib><creatorcontrib>UDA SHINJI</creatorcontrib><creatorcontrib>MISE NOBUYUKI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WATANABE YUKIMUNE</au><au>UDA SHINJI</au><au>MISE NOBUYUKI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE</title><date>2006-12-21</date><risdate>2006</risdate><abstract>PROBLEM TO BE SOLVED: To achieve low resistance of a source/drain layer and suppress a short channel effect while suppressing junction leak. SOLUTION: A source layer 18a consisting of an alloy layer having a bottom surface contacting an insulation layer 12 is arranged on one side of a gate electrode 15. A junction surface to a channel region 17 is formed along a crystal orientation surface 20a of a single crystal semiconductor layer 13. A drain layer 18b consisting of an alloy layer having a bottom surface contacting the insulation layer 12 is formed on the other side of the gate electrode 15. A junction surface to the channel region 17 is formed along a crystal orientation surface 20b of the single crystal semiconductor layer 13. An impurity introducing layer 19a formed in self alignment along the crystal orientation surface 20a is provided on the interface between the alloy layer forming the source layer 18a and the semiconductor layer 13. An impurity introducing layer 19b formed in self alignment along the crystal orientation surface 20b is provided on the interface between the alloy layer forming the drain layer 18b and the semiconductor layer 13. COPYRIGHT: (C)2007,JPO&amp;INPIT</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2006344804A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-02T12%3A54%3A18IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WATANABE%20YUKIMUNE&rft.date=2006-12-21&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2006344804A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true