PROCESSOR DESIGN EQUIPMENT, PROCESSOR DESIGN METHOD, AND PROCESSOR DESIGN PROGRAM

PROBLEM TO BE SOLVED: To efficiently generate a processor model suiting execution of a particular application. SOLUTION: When an application program 1 is inputted into a compile means 2, and object code 3 operating on a logic synthesis possible base processor model 6 is generated, hardware resource...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: ISOMURA MASAICHI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To efficiently generate a processor model suiting execution of a particular application. SOLUTION: When an application program 1 is inputted into a compile means 2, and object code 3 operating on a logic synthesis possible base processor model 6 is generated, hardware resource information 5 necessary for operating the application program 1 is extracted by a hardware resource information extracting means 4, and by removing hardware resources unnecessary for execution of the application program 1 from the logic synthesis possible base processor model 6 by an unnecessary hardware resource removing means 7 on the basis of the hardware resource information 5, a logic synthesis possible target processor model 8 suiting execution of the application program 1 is generated. COPYRIGHT: (C)2006,JPO&NCIPI