SEMICONDUCTOR DEVICE

PROBLEM TO BE SOLVED: To provide a high-performance semiconductor device capable of connecting a extraction electrode to a conductive film, without depending on the width of the emitter layer, while maintaining a desired current value flowing to the lead out electrode. SOLUTION: An active region 2a,...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: SUMA DAICHI, KOIDE TATSUHIKO, FUJIMORI YOSHIKI, IHARA YOSHIKAZU, SAITO KOICHI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator SUMA DAICHI
KOIDE TATSUHIKO
FUJIMORI YOSHIKI
IHARA YOSHIKAZU
SAITO KOICHI
description PROBLEM TO BE SOLVED: To provide a high-performance semiconductor device capable of connecting a extraction electrode to a conductive film, without depending on the width of the emitter layer, while maintaining a desired current value flowing to the lead out electrode. SOLUTION: An active region 2a, surrounded by an element separation film 3, is provided on a silicon substrate 1. An SiGe alloy layer 4 serving as a base layer and an n-type diffusion layer 5 serving as the emitter layer are provided on the active region 2a, and a groove 60 is formed on the surface of the region 2a between the SiGe alloy layer 4 and the element isolation film 3. The SiGe alloy layer 4 and the n-type diffusion layer 5 are surrounded by a sidewall film 6 made of a silicon oxide film. The sidewall film 6 has the groove 60 provided on the surface of the active region 2a embedded and is provided astride a border 50 between the groove 60 and the element isolation film 3. A polycrystalline silicon film 7 and a silicide film 8 on the n-type diffusion layer 5 are provided over the n-type diffusion layer 5, the sidewall film 6 and the element isolation film 3. After an interlayer insulating film 10 is provided and planarized, and the lead out electrode 21 connecting with the emitter layer (n-type diffusion layer 5) is provided to connect to the silicide film 8 on the element isolation film 3. COPYRIGHT: (C)2006,JPO&NCIPI
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2006120868A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2006120868A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2006120868A3</originalsourceid><addsrcrecordid>eNrjZBAJdvX1dPb3cwl1DvEPUnBxDfN0duVhYE1LzClO5YXS3AxKbq4hzh66qQX58anFBYnJqXmpJfFeAUYGBmaGRgYWZhaOxkQpAgC9ex8g</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR DEVICE</title><source>esp@cenet</source><creator>SUMA DAICHI ; KOIDE TATSUHIKO ; FUJIMORI YOSHIKI ; IHARA YOSHIKAZU ; SAITO KOICHI</creator><creatorcontrib>SUMA DAICHI ; KOIDE TATSUHIKO ; FUJIMORI YOSHIKI ; IHARA YOSHIKAZU ; SAITO KOICHI</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide a high-performance semiconductor device capable of connecting a extraction electrode to a conductive film, without depending on the width of the emitter layer, while maintaining a desired current value flowing to the lead out electrode. SOLUTION: An active region 2a, surrounded by an element separation film 3, is provided on a silicon substrate 1. An SiGe alloy layer 4 serving as a base layer and an n-type diffusion layer 5 serving as the emitter layer are provided on the active region 2a, and a groove 60 is formed on the surface of the region 2a between the SiGe alloy layer 4 and the element isolation film 3. The SiGe alloy layer 4 and the n-type diffusion layer 5 are surrounded by a sidewall film 6 made of a silicon oxide film. The sidewall film 6 has the groove 60 provided on the surface of the active region 2a embedded and is provided astride a border 50 between the groove 60 and the element isolation film 3. A polycrystalline silicon film 7 and a silicide film 8 on the n-type diffusion layer 5 are provided over the n-type diffusion layer 5, the sidewall film 6 and the element isolation film 3. After an interlayer insulating film 10 is provided and planarized, and the lead out electrode 21 connecting with the emitter layer (n-type diffusion layer 5) is provided to connect to the silicide film 8 on the element isolation film 3. COPYRIGHT: (C)2006,JPO&amp;NCIPI</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2006</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20060511&amp;DB=EPODOC&amp;CC=JP&amp;NR=2006120868A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25562,76317</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20060511&amp;DB=EPODOC&amp;CC=JP&amp;NR=2006120868A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SUMA DAICHI</creatorcontrib><creatorcontrib>KOIDE TATSUHIKO</creatorcontrib><creatorcontrib>FUJIMORI YOSHIKI</creatorcontrib><creatorcontrib>IHARA YOSHIKAZU</creatorcontrib><creatorcontrib>SAITO KOICHI</creatorcontrib><title>SEMICONDUCTOR DEVICE</title><description>PROBLEM TO BE SOLVED: To provide a high-performance semiconductor device capable of connecting a extraction electrode to a conductive film, without depending on the width of the emitter layer, while maintaining a desired current value flowing to the lead out electrode. SOLUTION: An active region 2a, surrounded by an element separation film 3, is provided on a silicon substrate 1. An SiGe alloy layer 4 serving as a base layer and an n-type diffusion layer 5 serving as the emitter layer are provided on the active region 2a, and a groove 60 is formed on the surface of the region 2a between the SiGe alloy layer 4 and the element isolation film 3. The SiGe alloy layer 4 and the n-type diffusion layer 5 are surrounded by a sidewall film 6 made of a silicon oxide film. The sidewall film 6 has the groove 60 provided on the surface of the active region 2a embedded and is provided astride a border 50 between the groove 60 and the element isolation film 3. A polycrystalline silicon film 7 and a silicide film 8 on the n-type diffusion layer 5 are provided over the n-type diffusion layer 5, the sidewall film 6 and the element isolation film 3. After an interlayer insulating film 10 is provided and planarized, and the lead out electrode 21 connecting with the emitter layer (n-type diffusion layer 5) is provided to connect to the silicide film 8 on the element isolation film 3. COPYRIGHT: (C)2006,JPO&amp;NCIPI</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2006</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBAJdvX1dPb3cwl1DvEPUnBxDfN0duVhYE1LzClO5YXS3AxKbq4hzh66qQX58anFBYnJqXmpJfFeAUYGBmaGRgYWZhaOxkQpAgC9ex8g</recordid><startdate>20060511</startdate><enddate>20060511</enddate><creator>SUMA DAICHI</creator><creator>KOIDE TATSUHIKO</creator><creator>FUJIMORI YOSHIKI</creator><creator>IHARA YOSHIKAZU</creator><creator>SAITO KOICHI</creator><scope>EVB</scope></search><sort><creationdate>20060511</creationdate><title>SEMICONDUCTOR DEVICE</title><author>SUMA DAICHI ; KOIDE TATSUHIKO ; FUJIMORI YOSHIKI ; IHARA YOSHIKAZU ; SAITO KOICHI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2006120868A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2006</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>SUMA DAICHI</creatorcontrib><creatorcontrib>KOIDE TATSUHIKO</creatorcontrib><creatorcontrib>FUJIMORI YOSHIKI</creatorcontrib><creatorcontrib>IHARA YOSHIKAZU</creatorcontrib><creatorcontrib>SAITO KOICHI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SUMA DAICHI</au><au>KOIDE TATSUHIKO</au><au>FUJIMORI YOSHIKI</au><au>IHARA YOSHIKAZU</au><au>SAITO KOICHI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR DEVICE</title><date>2006-05-11</date><risdate>2006</risdate><abstract>PROBLEM TO BE SOLVED: To provide a high-performance semiconductor device capable of connecting a extraction electrode to a conductive film, without depending on the width of the emitter layer, while maintaining a desired current value flowing to the lead out electrode. SOLUTION: An active region 2a, surrounded by an element separation film 3, is provided on a silicon substrate 1. An SiGe alloy layer 4 serving as a base layer and an n-type diffusion layer 5 serving as the emitter layer are provided on the active region 2a, and a groove 60 is formed on the surface of the region 2a between the SiGe alloy layer 4 and the element isolation film 3. The SiGe alloy layer 4 and the n-type diffusion layer 5 are surrounded by a sidewall film 6 made of a silicon oxide film. The sidewall film 6 has the groove 60 provided on the surface of the active region 2a embedded and is provided astride a border 50 between the groove 60 and the element isolation film 3. A polycrystalline silicon film 7 and a silicide film 8 on the n-type diffusion layer 5 are provided over the n-type diffusion layer 5, the sidewall film 6 and the element isolation film 3. After an interlayer insulating film 10 is provided and planarized, and the lead out electrode 21 connecting with the emitter layer (n-type diffusion layer 5) is provided to connect to the silicide film 8 on the element isolation film 3. COPYRIGHT: (C)2006,JPO&amp;NCIPI</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2006120868A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title SEMICONDUCTOR DEVICE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-09T13%3A27%3A29IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SUMA%20DAICHI&rft.date=2006-05-11&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2006120868A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true