PDP DATA DRIVER, PDP DRIVING METHOD, PLASMA DISPLAY DEVICE, AND CONTROL METHOD FOR SAME

PROBLEM TO BE SOLVED: To provide a PDP data driver in which input and output terminals are divided into a plurality of groups and a given group can be selected so as to output a high level. SOLUTION: The PDP data driver is formed by a plurality of data driver ICs that are arranged in order. In an ou...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: HIRAKAWA SHINJI, TAKASUGI KAZUNARI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator HIRAKAWA SHINJI
TAKASUGI KAZUNARI
description PROBLEM TO BE SOLVED: To provide a PDP data driver in which input and output terminals are divided into a plurality of groups and a given group can be selected so as to output a high level. SOLUTION: The PDP data driver is formed by a plurality of data driver ICs that are arranged in order. In an output control circuit 103A of each data driver IC, the input and output terminals are arranged in an order of a plurality of primary colors forming a screen and are divided into a plurality of groups. The output control circuit 103A includes first gate arrays GA1 to GA3n and second gate arrays GB1 to GB3n in such a manner that gates of each array corresponds to inputs and outputs respectively. The first gate array is controlled to output input data without change or to be set to a high level in accordance with first control inputs HBLK1 to HBLK3 and the second gate array is controlled to transfer all outputs of the first gate array without change or to be set to a low level in accordance with a second control input LBLK. COPYRIGHT: (C)2006,JPO&NCIPI
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2006065316A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2006065316A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2006065316A3</originalsourceid><addsrcrecordid>eNrjZAgPcAlQcHEMcVRwCfIMcw3SUQALANmefu4Kvq4hHv4uQDEfx2BfoBLPYCArUsHFNczT2VVHwdHPRcHZ3y8kyN8HqlTBzT9IIdjR15WHgTUtMac4lRdKczMoubmGOHvophbkx6cWFyQmp-allsR7BRgZGJgZmJkaG5o5GhOlCAC0GjCY</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>PDP DATA DRIVER, PDP DRIVING METHOD, PLASMA DISPLAY DEVICE, AND CONTROL METHOD FOR SAME</title><source>esp@cenet</source><creator>HIRAKAWA SHINJI ; TAKASUGI KAZUNARI</creator><creatorcontrib>HIRAKAWA SHINJI ; TAKASUGI KAZUNARI</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide a PDP data driver in which input and output terminals are divided into a plurality of groups and a given group can be selected so as to output a high level. SOLUTION: The PDP data driver is formed by a plurality of data driver ICs that are arranged in order. In an output control circuit 103A of each data driver IC, the input and output terminals are arranged in an order of a plurality of primary colors forming a screen and are divided into a plurality of groups. The output control circuit 103A includes first gate arrays GA1 to GA3n and second gate arrays GB1 to GB3n in such a manner that gates of each array corresponds to inputs and outputs respectively. The first gate array is controlled to output input data without change or to be set to a high level in accordance with first control inputs HBLK1 to HBLK3 and the second gate array is controlled to transfer all outputs of the first gate array without change or to be set to a low level in accordance with a second control input LBLK. COPYRIGHT: (C)2006,JPO&amp;NCIPI</description><language>eng</language><subject>ADVERTISING ; ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICESUSING STATIC MEANS TO PRESENT VARIABLE INFORMATION ; BASIC ELECTRONIC CIRCUITRY ; CRYPTOGRAPHY ; DISPLAY ; EDUCATION ; ELECTRICITY ; PHYSICS ; PULSE TECHNIQUE ; SEALS</subject><creationdate>2006</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20060309&amp;DB=EPODOC&amp;CC=JP&amp;NR=2006065316A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20060309&amp;DB=EPODOC&amp;CC=JP&amp;NR=2006065316A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HIRAKAWA SHINJI</creatorcontrib><creatorcontrib>TAKASUGI KAZUNARI</creatorcontrib><title>PDP DATA DRIVER, PDP DRIVING METHOD, PLASMA DISPLAY DEVICE, AND CONTROL METHOD FOR SAME</title><description>PROBLEM TO BE SOLVED: To provide a PDP data driver in which input and output terminals are divided into a plurality of groups and a given group can be selected so as to output a high level. SOLUTION: The PDP data driver is formed by a plurality of data driver ICs that are arranged in order. In an output control circuit 103A of each data driver IC, the input and output terminals are arranged in an order of a plurality of primary colors forming a screen and are divided into a plurality of groups. The output control circuit 103A includes first gate arrays GA1 to GA3n and second gate arrays GB1 to GB3n in such a manner that gates of each array corresponds to inputs and outputs respectively. The first gate array is controlled to output input data without change or to be set to a high level in accordance with first control inputs HBLK1 to HBLK3 and the second gate array is controlled to transfer all outputs of the first gate array without change or to be set to a low level in accordance with a second control input LBLK. COPYRIGHT: (C)2006,JPO&amp;NCIPI</description><subject>ADVERTISING</subject><subject>ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICESUSING STATIC MEANS TO PRESENT VARIABLE INFORMATION</subject><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CRYPTOGRAPHY</subject><subject>DISPLAY</subject><subject>EDUCATION</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><subject>PULSE TECHNIQUE</subject><subject>SEALS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2006</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZAgPcAlQcHEMcVRwCfIMcw3SUQALANmefu4Kvq4hHv4uQDEfx2BfoBLPYCArUsHFNczT2VVHwdHPRcHZ3y8kyN8HqlTBzT9IIdjR15WHgTUtMac4lRdKczMoubmGOHvophbkx6cWFyQmp-allsR7BRgZGJgZmJkaG5o5GhOlCAC0GjCY</recordid><startdate>20060309</startdate><enddate>20060309</enddate><creator>HIRAKAWA SHINJI</creator><creator>TAKASUGI KAZUNARI</creator><scope>EVB</scope></search><sort><creationdate>20060309</creationdate><title>PDP DATA DRIVER, PDP DRIVING METHOD, PLASMA DISPLAY DEVICE, AND CONTROL METHOD FOR SAME</title><author>HIRAKAWA SHINJI ; TAKASUGI KAZUNARI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2006065316A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2006</creationdate><topic>ADVERTISING</topic><topic>ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICESUSING STATIC MEANS TO PRESENT VARIABLE INFORMATION</topic><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CRYPTOGRAPHY</topic><topic>DISPLAY</topic><topic>EDUCATION</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><topic>PULSE TECHNIQUE</topic><topic>SEALS</topic><toplevel>online_resources</toplevel><creatorcontrib>HIRAKAWA SHINJI</creatorcontrib><creatorcontrib>TAKASUGI KAZUNARI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HIRAKAWA SHINJI</au><au>TAKASUGI KAZUNARI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>PDP DATA DRIVER, PDP DRIVING METHOD, PLASMA DISPLAY DEVICE, AND CONTROL METHOD FOR SAME</title><date>2006-03-09</date><risdate>2006</risdate><abstract>PROBLEM TO BE SOLVED: To provide a PDP data driver in which input and output terminals are divided into a plurality of groups and a given group can be selected so as to output a high level. SOLUTION: The PDP data driver is formed by a plurality of data driver ICs that are arranged in order. In an output control circuit 103A of each data driver IC, the input and output terminals are arranged in an order of a plurality of primary colors forming a screen and are divided into a plurality of groups. The output control circuit 103A includes first gate arrays GA1 to GA3n and second gate arrays GB1 to GB3n in such a manner that gates of each array corresponds to inputs and outputs respectively. The first gate array is controlled to output input data without change or to be set to a high level in accordance with first control inputs HBLK1 to HBLK3 and the second gate array is controlled to transfer all outputs of the first gate array without change or to be set to a low level in accordance with a second control input LBLK. COPYRIGHT: (C)2006,JPO&amp;NCIPI</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2006065316A
source esp@cenet
subjects ADVERTISING
ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICESUSING STATIC MEANS TO PRESENT VARIABLE INFORMATION
BASIC ELECTRONIC CIRCUITRY
CRYPTOGRAPHY
DISPLAY
EDUCATION
ELECTRICITY
PHYSICS
PULSE TECHNIQUE
SEALS
title PDP DATA DRIVER, PDP DRIVING METHOD, PLASMA DISPLAY DEVICE, AND CONTROL METHOD FOR SAME
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-05T12%3A47%3A11IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HIRAKAWA%20SHINJI&rft.date=2006-03-09&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2006065316A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true