NONVOLATILE MEMORY CONTROL METHOD AND UNIT

PROBLEM TO BE SOLVED: To provide a nonvolatile memory control method and a unit which realize high-speed access by performing access to different memory banks continuously while realizing low power consumption. SOLUTION: During a busy cycle period of read operation to a memory bank of one side, the...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: BANDO HIDEAKI, HATSUKAWA KENSUKE, SATORI KENICHI, NAKANISHI KENICHI, NAKAMURA TOSHINORI, FUKUSHIGE TAKAHIRO, SASAKI JUNKO, MIURA KUNIHIRO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To provide a nonvolatile memory control method and a unit which realize high-speed access by performing access to different memory banks continuously while realizing low power consumption. SOLUTION: During a busy cycle period of read operation to a memory bank of one side, the nonvolatile memory control unit suppresses power consumption in the memory bank by disabling a chip enable signal XCE of the memory bank, and issues a command cycle for reading a memory bank of the other side. The data cycle period after a lapse of the busy cycle period of the one memory bank is made to become the busy cycles period of reading operation to the memory bank of the other side. The chip enable signal XCE to the memory bank of the other side is disabled, and power consumption in the memory bank is suppressed and continuous and high-speed read is performed to a plurality of banks. COPYRIGHT: (C)2005,JPO&NCIPI