INDUCTOR AND MANUFACTURING METHOD THEREOF

INDUCTOR AND MANUFACTURING METHOD THEREOF

PROBLEM TO BE SOLVED: To provide an inductor and a manufacturing method thereof, wherein a plurality of turns and layers of a wiring pattern in each layer are enabled and has intended high inductance and low DC resistance, and to provide a manufacturing therefor. SOLUTION: An inductance 1 is constit...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: NAKADA YASUHIRO, KUDO NORIZANE, KAWAGUCHI MASAHIKO
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRICITY
INDUCTANCES
MAGNETS
SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
TRANSFORMERS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator NAKADA YASUHIRO
KUDO NORIZANE
KAWAGUCHI MASAHIKO
description PROBLEM TO BE SOLVED: To provide an inductor and a manufacturing method thereof, wherein a plurality of turns and layers of a wiring pattern in each layer are enabled and has intended high inductance and low DC resistance, and to provide a manufacturing therefor. SOLUTION: An inductance 1 is constituted of a laminated body 2 and terminal electrodes 3-1, 3-2. The laminated body 2 has a structure obtained, by alternately laminating insulating layers 40 to 44 and wiring patterns 50 to 53. Specifically, a photosensitive electrode paste is coated on the insulating layer 40 (41 to 43), which is exposed and developed by a photolithographic method, to form the wiring pattern 50 (51 to 53). Also, a photosensitive insulating paste is coated on the wiring pattern 50 (51, 52), which is exposed and developed by the photolithographic method, to form the insulating layer 41 (42, 43) having a via hole 41a (42a, 43a). The uppermost wiring pattern 53 is coated with the insulating layer 44 for protection. COPYRIGHT: (C)2005,JPO&NCIPI
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2005109097A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2005109097A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2005109097A3</originalsourceid><addsrcrecordid>eNrjZND09HMJdQ7xD1Jw9HNR8HX0C3VzdA4JDfL0c1fwdQ3x8HdRCPFwDXL1d-NhYE1LzClO5YXS3AxKbq4hzh66qQX58anFBYnJqXmpJfFeAUYGBqaGBpYGluaOxkQpAgB8MSTj</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>INDUCTOR AND MANUFACTURING METHOD THEREOF</title><source>esp@cenet</source><creator>NAKADA YASUHIRO ; KUDO NORIZANE ; KAWAGUCHI MASAHIKO</creator><creatorcontrib>NAKADA YASUHIRO ; KUDO NORIZANE ; KAWAGUCHI MASAHIKO</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide an inductor and a manufacturing method thereof, wherein a plurality of turns and layers of a wiring pattern in each layer are enabled and has intended high inductance and low DC resistance, and to provide a manufacturing therefor. SOLUTION: An inductance 1 is constituted of a laminated body 2 and terminal electrodes 3-1, 3-2. The laminated body 2 has a structure obtained, by alternately laminating insulating layers 40 to 44 and wiring patterns 50 to 53. Specifically, a photosensitive electrode paste is coated on the insulating layer 40 (41 to 43), which is exposed and developed by a photolithographic method, to form the wiring pattern 50 (51 to 53). Also, a photosensitive insulating paste is coated on the wiring pattern 50 (51, 52), which is exposed and developed by the photolithographic method, to form the insulating layer 41 (42, 43) having a via hole 41a (42a, 43a). The uppermost wiring pattern 53 is coated with the insulating layer 44 for protection. COPYRIGHT: (C)2005,JPO&amp;NCIPI</description><edition>7</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRICITY ; INDUCTANCES ; MAGNETS ; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES ; TRANSFORMERS</subject><creationdate>2005</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20050421&amp;DB=EPODOC&amp;CC=JP&amp;NR=2005109097A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20050421&amp;DB=EPODOC&amp;CC=JP&amp;NR=2005109097A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>NAKADA YASUHIRO</creatorcontrib><creatorcontrib>KUDO NORIZANE</creatorcontrib><creatorcontrib>KAWAGUCHI MASAHIKO</creatorcontrib><title>INDUCTOR AND MANUFACTURING METHOD THEREOF</title><description>PROBLEM TO BE SOLVED: To provide an inductor and a manufacturing method thereof, wherein a plurality of turns and layers of a wiring pattern in each layer are enabled and has intended high inductance and low DC resistance, and to provide a manufacturing therefor. SOLUTION: An inductance 1 is constituted of a laminated body 2 and terminal electrodes 3-1, 3-2. The laminated body 2 has a structure obtained, by alternately laminating insulating layers 40 to 44 and wiring patterns 50 to 53. Specifically, a photosensitive electrode paste is coated on the insulating layer 40 (41 to 43), which is exposed and developed by a photolithographic method, to form the wiring pattern 50 (51 to 53). Also, a photosensitive insulating paste is coated on the wiring pattern 50 (51, 52), which is exposed and developed by the photolithographic method, to form the insulating layer 41 (42, 43) having a via hole 41a (42a, 43a). The uppermost wiring pattern 53 is coated with the insulating layer 44 for protection. COPYRIGHT: (C)2005,JPO&amp;NCIPI</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRICITY</subject><subject>INDUCTANCES</subject><subject>MAGNETS</subject><subject>SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES</subject><subject>TRANSFORMERS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2005</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZND09HMJdQ7xD1Jw9HNR8HX0C3VzdA4JDfL0c1fwdQ3x8HdRCPFwDXL1d-NhYE1LzClO5YXS3AxKbq4hzh66qQX58anFBYnJqXmpJfFeAUYGBqaGBpYGluaOxkQpAgB8MSTj</recordid><startdate>20050421</startdate><enddate>20050421</enddate><creator>NAKADA YASUHIRO</creator><creator>KUDO NORIZANE</creator><creator>KAWAGUCHI MASAHIKO</creator><scope>EVB</scope></search><sort><creationdate>20050421</creationdate><title>INDUCTOR AND MANUFACTURING METHOD THEREOF</title><author>NAKADA YASUHIRO ; KUDO NORIZANE ; KAWAGUCHI MASAHIKO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2005109097A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2005</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRICITY</topic><topic>INDUCTANCES</topic><topic>MAGNETS</topic><topic>SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES</topic><topic>TRANSFORMERS</topic><toplevel>online_resources</toplevel><creatorcontrib>NAKADA YASUHIRO</creatorcontrib><creatorcontrib>KUDO NORIZANE</creatorcontrib><creatorcontrib>KAWAGUCHI MASAHIKO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>NAKADA YASUHIRO</au><au>KUDO NORIZANE</au><au>KAWAGUCHI MASAHIKO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>INDUCTOR AND MANUFACTURING METHOD THEREOF</title><date>2005-04-21</date><risdate>2005</risdate><abstract>PROBLEM TO BE SOLVED: To provide an inductor and a manufacturing method thereof, wherein a plurality of turns and layers of a wiring pattern in each layer are enabled and has intended high inductance and low DC resistance, and to provide a manufacturing therefor. SOLUTION: An inductance 1 is constituted of a laminated body 2 and terminal electrodes 3-1, 3-2. The laminated body 2 has a structure obtained, by alternately laminating insulating layers 40 to 44 and wiring patterns 50 to 53. Specifically, a photosensitive electrode paste is coated on the insulating layer 40 (41 to 43), which is exposed and developed by a photolithographic method, to form the wiring pattern 50 (51 to 53). Also, a photosensitive insulating paste is coated on the wiring pattern 50 (51, 52), which is exposed and developed by the photolithographic method, to form the insulating layer 41 (42, 43) having a via hole 41a (42a, 43a). The uppermost wiring pattern 53 is coated with the insulating layer 44 for protection. COPYRIGHT: (C)2005,JPO&amp;NCIPI</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2005109097A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRICITY
INDUCTANCES
MAGNETS
SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
TRANSFORMERS
title INDUCTOR AND MANUFACTURING METHOD THEREOF
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-19T21%3A06%3A59IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=NAKADA%20YASUHIRO&rft.date=2005-04-21&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2005109097A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true