PRINTED WIRING BOARD AND ITS MANUFACTURING METHOD

PRINTED WIRING BOARD AND ITS MANUFACTURING METHOD

PROBLEM TO BE SOLVED: To provide a method of manufacturing a printed wiring board with high efficiency and high accuracy without causing defect on products and production even on a high-density printed wiring board, and to provide the printed wiring board. SOLUTION: The printed wiring board 14 is eq...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: SUGIYAMA TEI
Format: Patent
Sprache:eng
Schlagworte:
CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS
ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
PRINTED CIRCUITS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator SUGIYAMA TEI
description PROBLEM TO BE SOLVED: To provide a method of manufacturing a printed wiring board with high efficiency and high accuracy without causing defect on products and production even on a high-density printed wiring board, and to provide the printed wiring board. SOLUTION: The printed wiring board 14 is equipped with conductor patterns 13 formed on the surface of an insulating substrate 1 a bonding pad 13a of the conductor patterns 13 and nickel/gold plating layers 12 in a ball pad part 13b. All wiring parts extending from the sides of the pads 13a and 13b of the conductor patterns 13 along the surface of the insulating substrate 1 are all electrically connected to the conductor patterns 13 except the pads 13a and 13b. COPYRIGHT: (C)2005,JPO&NCIPI
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2005064012A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2005064012A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2005064012A3</originalsourceid><addsrcrecordid>eNrjZDAMCPL0C3F1UQj3BDLcFZz8HYNcFBz9XBQ8Q4IVfB39Qt0cnUNCwXK-riEe_i48DKxpiTnFqbxQmptByc01xNlDN7UgPz61uCAxOTUvtSTeK8DIwMDUwMzEwNDI0ZgoRQCWryba</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>PRINTED WIRING BOARD AND ITS MANUFACTURING METHOD</title><source>esp@cenet</source><creator>SUGIYAMA TEI</creator><creatorcontrib>SUGIYAMA TEI</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide a method of manufacturing a printed wiring board with high efficiency and high accuracy without causing defect on products and production even on a high-density printed wiring board, and to provide the printed wiring board. SOLUTION: The printed wiring board 14 is equipped with conductor patterns 13 formed on the surface of an insulating substrate 1 a bonding pad 13a of the conductor patterns 13 and nickel/gold plating layers 12 in a ball pad part 13b. All wiring parts extending from the sides of the pads 13a and 13b of the conductor patterns 13 along the surface of the insulating substrate 1 are all electrically connected to the conductor patterns 13 except the pads 13a and 13b. COPYRIGHT: (C)2005,JPO&amp;NCIPI</description><edition>7</edition><language>eng</language><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; PRINTED CIRCUITS</subject><creationdate>2005</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20050310&amp;DB=EPODOC&amp;CC=JP&amp;NR=2005064012A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20050310&amp;DB=EPODOC&amp;CC=JP&amp;NR=2005064012A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SUGIYAMA TEI</creatorcontrib><title>PRINTED WIRING BOARD AND ITS MANUFACTURING METHOD</title><description>PROBLEM TO BE SOLVED: To provide a method of manufacturing a printed wiring board with high efficiency and high accuracy without causing defect on products and production even on a high-density printed wiring board, and to provide the printed wiring board. SOLUTION: The printed wiring board 14 is equipped with conductor patterns 13 formed on the surface of an insulating substrate 1 a bonding pad 13a of the conductor patterns 13 and nickel/gold plating layers 12 in a ball pad part 13b. All wiring parts extending from the sides of the pads 13a and 13b of the conductor patterns 13 along the surface of the insulating substrate 1 are all electrically connected to the conductor patterns 13 except the pads 13a and 13b. COPYRIGHT: (C)2005,JPO&amp;NCIPI</description><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>PRINTED CIRCUITS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2005</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDAMCPL0C3F1UQj3BDLcFZz8HYNcFBz9XBQ8Q4IVfB39Qt0cnUNCwXK-riEe_i48DKxpiTnFqbxQmptByc01xNlDN7UgPz61uCAxOTUvtSTeK8DIwMDUwMzEwNDI0ZgoRQCWryba</recordid><startdate>20050310</startdate><enddate>20050310</enddate><creator>SUGIYAMA TEI</creator><scope>EVB</scope></search><sort><creationdate>20050310</creationdate><title>PRINTED WIRING BOARD AND ITS MANUFACTURING METHOD</title><author>SUGIYAMA TEI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2005064012A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2005</creationdate><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>PRINTED CIRCUITS</topic><toplevel>online_resources</toplevel><creatorcontrib>SUGIYAMA TEI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SUGIYAMA TEI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>PRINTED WIRING BOARD AND ITS MANUFACTURING METHOD</title><date>2005-03-10</date><risdate>2005</risdate><abstract>PROBLEM TO BE SOLVED: To provide a method of manufacturing a printed wiring board with high efficiency and high accuracy without causing defect on products and production even on a high-density printed wiring board, and to provide the printed wiring board. SOLUTION: The printed wiring board 14 is equipped with conductor patterns 13 formed on the surface of an insulating substrate 1 a bonding pad 13a of the conductor patterns 13 and nickel/gold plating layers 12 in a ball pad part 13b. All wiring parts extending from the sides of the pads 13a and 13b of the conductor patterns 13 along the surface of the insulating substrate 1 are all electrically connected to the conductor patterns 13 except the pads 13a and 13b. COPYRIGHT: (C)2005,JPO&amp;NCIPI</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2005064012A
source esp@cenet
subjects CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS
ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
PRINTED CIRCUITS
title PRINTED WIRING BOARD AND ITS MANUFACTURING METHOD
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-03T12%3A39%3A44IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SUGIYAMA%20TEI&rft.date=2005-03-10&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2005064012A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true