MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE

PROBLEM TO BE SOLVED: To provide a manufacturing method of a semiconductor device which is conformable to prevent a bit line hard mask from damaging in the case of storage node contact etching. SOLUTION: The manufacturing method comprises steps of: forming a primary interlayer insulating film on a s...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KIN TOSHAKU, HWANG CHANG-YOUN, JUNG JIN-KI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KIN TOSHAKU
HWANG CHANG-YOUN
JUNG JIN-KI
description PROBLEM TO BE SOLVED: To provide a manufacturing method of a semiconductor device which is conformable to prevent a bit line hard mask from damaging in the case of storage node contact etching. SOLUTION: The manufacturing method comprises steps of: forming a primary interlayer insulating film on a substrate; forming a plurality of bit line patterns by successively laminating wiring films and hard masks on the primary interlayer insulating film; forming a primary barrier layer on the primary interlayer insulating film; forming a secondary interlayer insulating film on the primary barrier layer by filling a gap between the bit line patterns; partially remaining the secondary interlayer insulating film between the bit line patterns; forming a secondary barrier layer having a step coverage of such a form that a first thickness covering an upper stage and a corner of the bit line pattern is thicker than a second thickness covering the side face of the pattern on the remaining secondary interlayer insulating film and the primary barrier layer; forming a contact hole exposing a plug surface by etching back the secondary barrier layer; and forming a spacer of the secondary interlayer insulating film at the side face of the bit line pattern. COPYRIGHT: (C)2005,JPO&NCIPI
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2004282028A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2004282028A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2004282028A3</originalsourceid><addsrcrecordid>eNrjZNDxdfQLdXN0DgkN8vRzV_B1DfHwd1Hwd1MIdvX1dPb3cwl1DvEPUnBxDfN0duVhYE1LzClO5YXS3AxKbq4hzh66qQX58anFBYnJqXmpJfFeAUYGBiZGFkYGRhaOxkQpAgDxACW4</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE</title><source>esp@cenet</source><creator>KIN TOSHAKU ; HWANG CHANG-YOUN ; JUNG JIN-KI</creator><creatorcontrib>KIN TOSHAKU ; HWANG CHANG-YOUN ; JUNG JIN-KI</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide a manufacturing method of a semiconductor device which is conformable to prevent a bit line hard mask from damaging in the case of storage node contact etching. SOLUTION: The manufacturing method comprises steps of: forming a primary interlayer insulating film on a substrate; forming a plurality of bit line patterns by successively laminating wiring films and hard masks on the primary interlayer insulating film; forming a primary barrier layer on the primary interlayer insulating film; forming a secondary interlayer insulating film on the primary barrier layer by filling a gap between the bit line patterns; partially remaining the secondary interlayer insulating film between the bit line patterns; forming a secondary barrier layer having a step coverage of such a form that a first thickness covering an upper stage and a corner of the bit line pattern is thicker than a second thickness covering the side face of the pattern on the remaining secondary interlayer insulating film and the primary barrier layer; forming a contact hole exposing a plug surface by etching back the secondary barrier layer; and forming a spacer of the secondary interlayer insulating film at the side face of the bit line pattern. COPYRIGHT: (C)2005,JPO&amp;NCIPI</description><edition>7</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2004</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20041007&amp;DB=EPODOC&amp;CC=JP&amp;NR=2004282028A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20041007&amp;DB=EPODOC&amp;CC=JP&amp;NR=2004282028A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KIN TOSHAKU</creatorcontrib><creatorcontrib>HWANG CHANG-YOUN</creatorcontrib><creatorcontrib>JUNG JIN-KI</creatorcontrib><title>MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE</title><description>PROBLEM TO BE SOLVED: To provide a manufacturing method of a semiconductor device which is conformable to prevent a bit line hard mask from damaging in the case of storage node contact etching. SOLUTION: The manufacturing method comprises steps of: forming a primary interlayer insulating film on a substrate; forming a plurality of bit line patterns by successively laminating wiring films and hard masks on the primary interlayer insulating film; forming a primary barrier layer on the primary interlayer insulating film; forming a secondary interlayer insulating film on the primary barrier layer by filling a gap between the bit line patterns; partially remaining the secondary interlayer insulating film between the bit line patterns; forming a secondary barrier layer having a step coverage of such a form that a first thickness covering an upper stage and a corner of the bit line pattern is thicker than a second thickness covering the side face of the pattern on the remaining secondary interlayer insulating film and the primary barrier layer; forming a contact hole exposing a plug surface by etching back the secondary barrier layer; and forming a spacer of the secondary interlayer insulating film at the side face of the bit line pattern. COPYRIGHT: (C)2005,JPO&amp;NCIPI</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2004</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNDxdfQLdXN0DgkN8vRzV_B1DfHwd1Hwd1MIdvX1dPb3cwl1DvEPUnBxDfN0duVhYE1LzClO5YXS3AxKbq4hzh66qQX58anFBYnJqXmpJfFeAUYGBiZGFkYGRhaOxkQpAgDxACW4</recordid><startdate>20041007</startdate><enddate>20041007</enddate><creator>KIN TOSHAKU</creator><creator>HWANG CHANG-YOUN</creator><creator>JUNG JIN-KI</creator><scope>EVB</scope></search><sort><creationdate>20041007</creationdate><title>MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE</title><author>KIN TOSHAKU ; HWANG CHANG-YOUN ; JUNG JIN-KI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2004282028A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2004</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>KIN TOSHAKU</creatorcontrib><creatorcontrib>HWANG CHANG-YOUN</creatorcontrib><creatorcontrib>JUNG JIN-KI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KIN TOSHAKU</au><au>HWANG CHANG-YOUN</au><au>JUNG JIN-KI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE</title><date>2004-10-07</date><risdate>2004</risdate><abstract>PROBLEM TO BE SOLVED: To provide a manufacturing method of a semiconductor device which is conformable to prevent a bit line hard mask from damaging in the case of storage node contact etching. SOLUTION: The manufacturing method comprises steps of: forming a primary interlayer insulating film on a substrate; forming a plurality of bit line patterns by successively laminating wiring films and hard masks on the primary interlayer insulating film; forming a primary barrier layer on the primary interlayer insulating film; forming a secondary interlayer insulating film on the primary barrier layer by filling a gap between the bit line patterns; partially remaining the secondary interlayer insulating film between the bit line patterns; forming a secondary barrier layer having a step coverage of such a form that a first thickness covering an upper stage and a corner of the bit line pattern is thicker than a second thickness covering the side face of the pattern on the remaining secondary interlayer insulating film and the primary barrier layer; forming a contact hole exposing a plug surface by etching back the secondary barrier layer; and forming a spacer of the secondary interlayer insulating film at the side face of the bit line pattern. COPYRIGHT: (C)2005,JPO&amp;NCIPI</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2004282028A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-28T05%3A34%3A12IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KIN%20TOSHAKU&rft.date=2004-10-07&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2004282028A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true