MULTILAYER CIRCUIT BOARD, METHOD OF PROCESSING BLIND HOLE THEREIN AND PROBE FOR MEASUREMENT

PROBLEM TO BE SOLVED: To provide a method of processing a blind hole in a multilayer circuit board which allows easy confirmation of the location of an inner layer and can increase the processing accuracy, and also to provide the multilayer circuit board and a probe for inspection. SOLUTION: Conduct...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: ITO YASUSHI, YUKI TORU, OTANI TAMIO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator ITO YASUSHI
YUKI TORU
OTANI TAMIO
description PROBLEM TO BE SOLVED: To provide a method of processing a blind hole in a multilayer circuit board which allows easy confirmation of the location of an inner layer and can increase the processing accuracy, and also to provide the multilayer circuit board and a probe for inspection. SOLUTION: Conductor layers 31 of the multilayer circuit board 30 are insulated from each other with insulation layers 32. To each conductor section for a circuit which is to be used as a circuit when the multilayer circuit board 30 becomes a product, a measurement region 31b which is only used for processing is connected. The measurement regions 31b of various layers are aligned horizontally and are so located as to overlap each other in the up and down direction. Prior to processing holes, a V-shaped hole 70 is processed in a place where the measurement regions 31b are located, and the probes 50 for measurement are located in the measurement regions 31b exposed on an inner surface of the hole 70. By measuring the voltages between the probe needles 51 and a rotor shaft, the position of a drill end is controlled. COPYRIGHT: (C)2004,JPO
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2004063771A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2004063771A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2004063771A3</originalsourceid><addsrcrecordid>eNqNi7sKwjAUQLM4iPoPF2eFaqWd0-TWRPIoN8kgDqVInEQL9f-xgx_gdOBwzpLdbDJRG35FAqFJJB2h8ZzkDixG5SX4FjryAkPQ7gyN0U6C8gYhKiTUDvgs5qJBaD3NFw-J0KKLa7Z4DM8pb35csW2LUah9Ht99nsbhnl_501-6Y1Gciqqs6wMv_4q-0ZAyTA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MULTILAYER CIRCUIT BOARD, METHOD OF PROCESSING BLIND HOLE THEREIN AND PROBE FOR MEASUREMENT</title><source>esp@cenet</source><creator>ITO YASUSHI ; YUKI TORU ; OTANI TAMIO</creator><creatorcontrib>ITO YASUSHI ; YUKI TORU ; OTANI TAMIO</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide a method of processing a blind hole in a multilayer circuit board which allows easy confirmation of the location of an inner layer and can increase the processing accuracy, and also to provide the multilayer circuit board and a probe for inspection. SOLUTION: Conductor layers 31 of the multilayer circuit board 30 are insulated from each other with insulation layers 32. To each conductor section for a circuit which is to be used as a circuit when the multilayer circuit board 30 becomes a product, a measurement region 31b which is only used for processing is connected. The measurement regions 31b of various layers are aligned horizontally and are so located as to overlap each other in the up and down direction. Prior to processing holes, a V-shaped hole 70 is processed in a place where the measurement regions 31b are located, and the probes 50 for measurement are located in the measurement regions 31b exposed on an inner surface of the hole 70. By measuring the voltages between the probe needles 51 and a rotor shaft, the position of a drill end is controlled. COPYRIGHT: (C)2004,JPO</description><edition>7</edition><language>eng</language><subject>BORING ; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; COMBINATIONS OR ASSOCIATIONS OF METAL-WORKING MACHINES, NOTDIRECTED TO A PARTICULAR RESULT ; DETAILS, COMPONENTS, OR ACCESSORIES FOR MACHINE TOOLS, e.g.ARRANGEMENTS FOR COPYING OR CONTROLLING ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; MACHINE TOOLS ; MACHINE TOOLS IN GENERAL CHARACTERISED BY THE CONSTRUCTION OFPARTICULAR DETAILS OR COMPONENTS ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; METAL-WORKING NOT OTHERWISE PROVIDED FOR ; PERFORMING OPERATIONS ; PRINTED CIRCUITS ; TRANSPORTING ; TURNING</subject><creationdate>2004</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20040226&amp;DB=EPODOC&amp;CC=JP&amp;NR=2004063771A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20040226&amp;DB=EPODOC&amp;CC=JP&amp;NR=2004063771A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ITO YASUSHI</creatorcontrib><creatorcontrib>YUKI TORU</creatorcontrib><creatorcontrib>OTANI TAMIO</creatorcontrib><title>MULTILAYER CIRCUIT BOARD, METHOD OF PROCESSING BLIND HOLE THEREIN AND PROBE FOR MEASUREMENT</title><description>PROBLEM TO BE SOLVED: To provide a method of processing a blind hole in a multilayer circuit board which allows easy confirmation of the location of an inner layer and can increase the processing accuracy, and also to provide the multilayer circuit board and a probe for inspection. SOLUTION: Conductor layers 31 of the multilayer circuit board 30 are insulated from each other with insulation layers 32. To each conductor section for a circuit which is to be used as a circuit when the multilayer circuit board 30 becomes a product, a measurement region 31b which is only used for processing is connected. The measurement regions 31b of various layers are aligned horizontally and are so located as to overlap each other in the up and down direction. Prior to processing holes, a V-shaped hole 70 is processed in a place where the measurement regions 31b are located, and the probes 50 for measurement are located in the measurement regions 31b exposed on an inner surface of the hole 70. By measuring the voltages between the probe needles 51 and a rotor shaft, the position of a drill end is controlled. COPYRIGHT: (C)2004,JPO</description><subject>BORING</subject><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>COMBINATIONS OR ASSOCIATIONS OF METAL-WORKING MACHINES, NOTDIRECTED TO A PARTICULAR RESULT</subject><subject>DETAILS, COMPONENTS, OR ACCESSORIES FOR MACHINE TOOLS, e.g.ARRANGEMENTS FOR COPYING OR CONTROLLING</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>MACHINE TOOLS</subject><subject>MACHINE TOOLS IN GENERAL CHARACTERISED BY THE CONSTRUCTION OFPARTICULAR DETAILS OR COMPONENTS</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>METAL-WORKING NOT OTHERWISE PROVIDED FOR</subject><subject>PERFORMING OPERATIONS</subject><subject>PRINTED CIRCUITS</subject><subject>TRANSPORTING</subject><subject>TURNING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2004</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNi7sKwjAUQLM4iPoPF2eFaqWd0-TWRPIoN8kgDqVInEQL9f-xgx_gdOBwzpLdbDJRG35FAqFJJB2h8ZzkDixG5SX4FjryAkPQ7gyN0U6C8gYhKiTUDvgs5qJBaD3NFw-J0KKLa7Z4DM8pb35csW2LUah9Ht99nsbhnl_501-6Y1Gciqqs6wMv_4q-0ZAyTA</recordid><startdate>20040226</startdate><enddate>20040226</enddate><creator>ITO YASUSHI</creator><creator>YUKI TORU</creator><creator>OTANI TAMIO</creator><scope>EVB</scope></search><sort><creationdate>20040226</creationdate><title>MULTILAYER CIRCUIT BOARD, METHOD OF PROCESSING BLIND HOLE THEREIN AND PROBE FOR MEASUREMENT</title><author>ITO YASUSHI ; YUKI TORU ; OTANI TAMIO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2004063771A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2004</creationdate><topic>BORING</topic><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>COMBINATIONS OR ASSOCIATIONS OF METAL-WORKING MACHINES, NOTDIRECTED TO A PARTICULAR RESULT</topic><topic>DETAILS, COMPONENTS, OR ACCESSORIES FOR MACHINE TOOLS, e.g.ARRANGEMENTS FOR COPYING OR CONTROLLING</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>MACHINE TOOLS</topic><topic>MACHINE TOOLS IN GENERAL CHARACTERISED BY THE CONSTRUCTION OFPARTICULAR DETAILS OR COMPONENTS</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>METAL-WORKING NOT OTHERWISE PROVIDED FOR</topic><topic>PERFORMING OPERATIONS</topic><topic>PRINTED CIRCUITS</topic><topic>TRANSPORTING</topic><topic>TURNING</topic><toplevel>online_resources</toplevel><creatorcontrib>ITO YASUSHI</creatorcontrib><creatorcontrib>YUKI TORU</creatorcontrib><creatorcontrib>OTANI TAMIO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ITO YASUSHI</au><au>YUKI TORU</au><au>OTANI TAMIO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MULTILAYER CIRCUIT BOARD, METHOD OF PROCESSING BLIND HOLE THEREIN AND PROBE FOR MEASUREMENT</title><date>2004-02-26</date><risdate>2004</risdate><abstract>PROBLEM TO BE SOLVED: To provide a method of processing a blind hole in a multilayer circuit board which allows easy confirmation of the location of an inner layer and can increase the processing accuracy, and also to provide the multilayer circuit board and a probe for inspection. SOLUTION: Conductor layers 31 of the multilayer circuit board 30 are insulated from each other with insulation layers 32. To each conductor section for a circuit which is to be used as a circuit when the multilayer circuit board 30 becomes a product, a measurement region 31b which is only used for processing is connected. The measurement regions 31b of various layers are aligned horizontally and are so located as to overlap each other in the up and down direction. Prior to processing holes, a V-shaped hole 70 is processed in a place where the measurement regions 31b are located, and the probes 50 for measurement are located in the measurement regions 31b exposed on an inner surface of the hole 70. By measuring the voltages between the probe needles 51 and a rotor shaft, the position of a drill end is controlled. COPYRIGHT: (C)2004,JPO</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2004063771A
source esp@cenet
subjects BORING
CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS
COMBINATIONS OR ASSOCIATIONS OF METAL-WORKING MACHINES, NOTDIRECTED TO A PARTICULAR RESULT
DETAILS, COMPONENTS, OR ACCESSORIES FOR MACHINE TOOLS, e.g.ARRANGEMENTS FOR COPYING OR CONTROLLING
ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
MACHINE TOOLS
MACHINE TOOLS IN GENERAL CHARACTERISED BY THE CONSTRUCTION OFPARTICULAR DETAILS OR COMPONENTS
MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
METAL-WORKING NOT OTHERWISE PROVIDED FOR
PERFORMING OPERATIONS
PRINTED CIRCUITS
TRANSPORTING
TURNING
title MULTILAYER CIRCUIT BOARD, METHOD OF PROCESSING BLIND HOLE THEREIN AND PROBE FOR MEASUREMENT
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-18T02%3A21%3A06IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ITO%20YASUSHI&rft.date=2004-02-26&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2004063771A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true