FREQUENCY MULTIPLYING CIRCUIT

PROBLEM TO BE SOLVED: To provide a frequency multiplying circuit capable of sharply reducing the number of gates and reducing a circuit scale as a whole. SOLUTION: A frequency measuring counter 13 counts up clock signals of which frequency is halved by a frequency halving circuit 12 at the 'H&#...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: TAKAGI MIKIHIRO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!