SILICON OXIDE FILM FORMATION METHOD OF SEMICONDUCTOR DEVICE AND ELEMENT ISOLATION METHOD USING THE METHOD

PROBLEM TO BE SOLVED: To provide the silicon oxide film formation method of semiconductor devices that utilize spin-on glass, fill in the gap between VLSI-class wiring layers with high aspect ratio, and have essentially the same characteristics as a CVD oxide film. SOLUTION: A flat SOG film is forme...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: LEE GI-HAG, SAI SHOSHOKU, KYO DAIGEN, RI TEIKO, MOON SUNG-TAEK, RI TOSHUN
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator LEE GI-HAG
SAI SHOSHOKU
KYO DAIGEN
RI TEIKO
MOON SUNG-TAEK
RI TOSHUN
description PROBLEM TO BE SOLVED: To provide the silicon oxide film formation method of semiconductor devices that utilize spin-on glass, fill in the gap between VLSI-class wiring layers with high aspect ratio, and have essentially the same characteristics as a CVD oxide film. SOLUTION: A flat SOG film is formed on a substrate 10 where a trench 12 is formed on an upper surface by applying an SOG solution that has a structure expression of -(SiH2 NH)n - and contains polysilazane. In this case, in the expression, (n) is set to a positive constant. The SOG film is subjected to primary heat treatment for converting to an oxide, the obtained oxide is subjected to secondary heat treatment for congestion, and the SOG film is formed as a silicon oxide film having a flat surface. The oxidation of silicon in an active region is suppressed, thus securing stability in dimensions.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2002367980A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2002367980A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2002367980A3</originalsourceid><addsrcrecordid>eNqNiz0LwjAUALs4iPofHu5CaMGPMSQv5kmSJ00qbqVIBEG0UP8_KnRxczo47qbFLZIjxQH4TBrBkPNguPYy0Ud6TJY1sIGI_pvpRiWuQeOJFIIMGtChx5CAIrufqYkU9pAsjmJeTK7dfciLkbNiaTApu8r9s81D313yI7_aw7EUoqzWm91WyOqv6A265zZM</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SILICON OXIDE FILM FORMATION METHOD OF SEMICONDUCTOR DEVICE AND ELEMENT ISOLATION METHOD USING THE METHOD</title><source>esp@cenet</source><creator>LEE GI-HAG ; SAI SHOSHOKU ; KYO DAIGEN ; RI TEIKO ; MOON SUNG-TAEK ; RI TOSHUN</creator><creatorcontrib>LEE GI-HAG ; SAI SHOSHOKU ; KYO DAIGEN ; RI TEIKO ; MOON SUNG-TAEK ; RI TOSHUN</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide the silicon oxide film formation method of semiconductor devices that utilize spin-on glass, fill in the gap between VLSI-class wiring layers with high aspect ratio, and have essentially the same characteristics as a CVD oxide film. SOLUTION: A flat SOG film is formed on a substrate 10 where a trench 12 is formed on an upper surface by applying an SOG solution that has a structure expression of -(SiH2 NH)n - and contains polysilazane. In this case, in the expression, (n) is set to a positive constant. The SOG film is subjected to primary heat treatment for converting to an oxide, the obtained oxide is subjected to secondary heat treatment for congestion, and the SOG film is formed as a silicon oxide film having a flat surface. The oxidation of silicon in an active region is suppressed, thus securing stability in dimensions.</description><edition>7</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2002</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20021220&amp;DB=EPODOC&amp;CC=JP&amp;NR=2002367980A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,778,883,25547,76298</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20021220&amp;DB=EPODOC&amp;CC=JP&amp;NR=2002367980A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LEE GI-HAG</creatorcontrib><creatorcontrib>SAI SHOSHOKU</creatorcontrib><creatorcontrib>KYO DAIGEN</creatorcontrib><creatorcontrib>RI TEIKO</creatorcontrib><creatorcontrib>MOON SUNG-TAEK</creatorcontrib><creatorcontrib>RI TOSHUN</creatorcontrib><title>SILICON OXIDE FILM FORMATION METHOD OF SEMICONDUCTOR DEVICE AND ELEMENT ISOLATION METHOD USING THE METHOD</title><description>PROBLEM TO BE SOLVED: To provide the silicon oxide film formation method of semiconductor devices that utilize spin-on glass, fill in the gap between VLSI-class wiring layers with high aspect ratio, and have essentially the same characteristics as a CVD oxide film. SOLUTION: A flat SOG film is formed on a substrate 10 where a trench 12 is formed on an upper surface by applying an SOG solution that has a structure expression of -(SiH2 NH)n - and contains polysilazane. In this case, in the expression, (n) is set to a positive constant. The SOG film is subjected to primary heat treatment for converting to an oxide, the obtained oxide is subjected to secondary heat treatment for congestion, and the SOG film is formed as a silicon oxide film having a flat surface. The oxidation of silicon in an active region is suppressed, thus securing stability in dimensions.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2002</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNiz0LwjAUALs4iPofHu5CaMGPMSQv5kmSJ00qbqVIBEG0UP8_KnRxczo47qbFLZIjxQH4TBrBkPNguPYy0Ud6TJY1sIGI_pvpRiWuQeOJFIIMGtChx5CAIrufqYkU9pAsjmJeTK7dfciLkbNiaTApu8r9s81D313yI7_aw7EUoqzWm91WyOqv6A265zZM</recordid><startdate>20021220</startdate><enddate>20021220</enddate><creator>LEE GI-HAG</creator><creator>SAI SHOSHOKU</creator><creator>KYO DAIGEN</creator><creator>RI TEIKO</creator><creator>MOON SUNG-TAEK</creator><creator>RI TOSHUN</creator><scope>EVB</scope></search><sort><creationdate>20021220</creationdate><title>SILICON OXIDE FILM FORMATION METHOD OF SEMICONDUCTOR DEVICE AND ELEMENT ISOLATION METHOD USING THE METHOD</title><author>LEE GI-HAG ; SAI SHOSHOKU ; KYO DAIGEN ; RI TEIKO ; MOON SUNG-TAEK ; RI TOSHUN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2002367980A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2002</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>LEE GI-HAG</creatorcontrib><creatorcontrib>SAI SHOSHOKU</creatorcontrib><creatorcontrib>KYO DAIGEN</creatorcontrib><creatorcontrib>RI TEIKO</creatorcontrib><creatorcontrib>MOON SUNG-TAEK</creatorcontrib><creatorcontrib>RI TOSHUN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LEE GI-HAG</au><au>SAI SHOSHOKU</au><au>KYO DAIGEN</au><au>RI TEIKO</au><au>MOON SUNG-TAEK</au><au>RI TOSHUN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SILICON OXIDE FILM FORMATION METHOD OF SEMICONDUCTOR DEVICE AND ELEMENT ISOLATION METHOD USING THE METHOD</title><date>2002-12-20</date><risdate>2002</risdate><abstract>PROBLEM TO BE SOLVED: To provide the silicon oxide film formation method of semiconductor devices that utilize spin-on glass, fill in the gap between VLSI-class wiring layers with high aspect ratio, and have essentially the same characteristics as a CVD oxide film. SOLUTION: A flat SOG film is formed on a substrate 10 where a trench 12 is formed on an upper surface by applying an SOG solution that has a structure expression of -(SiH2 NH)n - and contains polysilazane. In this case, in the expression, (n) is set to a positive constant. The SOG film is subjected to primary heat treatment for converting to an oxide, the obtained oxide is subjected to secondary heat treatment for congestion, and the SOG film is formed as a silicon oxide film having a flat surface. The oxidation of silicon in an active region is suppressed, thus securing stability in dimensions.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2002367980A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title SILICON OXIDE FILM FORMATION METHOD OF SEMICONDUCTOR DEVICE AND ELEMENT ISOLATION METHOD USING THE METHOD
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-17T03%3A07%3A39IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LEE%20GI-HAG&rft.date=2002-12-20&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2002367980A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true