SERIAL COMMUNICATION DEVICE
PROBLEM TO BE SOLVED: To perform hardware resetting by using a rise synchronizing signal in case of communication trouble, to prevent a hang-up due to a communication error, and to perform speedy initialization by switching the right to occupy the control over a rise synchronizing signal line at pow...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | OTAKA KOICHI |
| description | PROBLEM TO BE SOLVED: To perform hardware resetting by using a rise synchronizing signal in case of communication trouble, to prevent a hang-up due to a communication error, and to perform speedy initialization by switching the right to occupy the control over a rise synchronizing signal line at power-on time. SOLUTION: For a serial communication between two control parts, a monitor means which monitors a clock signal, a two-way data signal, and a data signal line, a reset signal which synchronizes the rise of a 1st control part at power-on time, a reset signal which synchronizes the rise of the 1st control part at the power-on time, and a switching means which switches the right to occupy the control over the reset signal are provided; if the data signal monitor means does not make a recovery from the communication error within a specific time, the 1st control part resets the hardware of a 2nd control part by using a reset signal line. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2002351753A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2002351753A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2002351753A3</originalsourceid><addsrcrecordid>eNrjZJAOdg3ydPRRcPb39Q3183R2DPH091NwcQ3zdHblYWBNS8wpTuWF0twMSm6uIc4euqkF-fGpxQWJyal5qSXxXgFGBgZGxqaG5qbGjsZEKQIAk6og9A</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SERIAL COMMUNICATION DEVICE</title><source>esp@cenet</source><creator>OTAKA KOICHI</creator><creatorcontrib>OTAKA KOICHI</creatorcontrib><description>PROBLEM TO BE SOLVED: To perform hardware resetting by using a rise synchronizing signal in case of communication trouble, to prevent a hang-up due to a communication error, and to perform speedy initialization by switching the right to occupy the control over a rise synchronizing signal line at power-on time. SOLUTION: For a serial communication between two control parts, a monitor means which monitors a clock signal, a two-way data signal, and a data signal line, a reset signal which synchronizes the rise of a 1st control part at power-on time, a reset signal which synchronizes the rise of the 1st control part at the power-on time, and a switching means which switches the right to occupy the control over the reset signal are provided; if the data signal monitor means does not make a recovery from the communication error within a specific time, the 1st control part resets the hardware of a 2nd control part by using a reset signal line.</description><edition>7</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2002</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20021206&DB=EPODOC&CC=JP&NR=2002351753A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20021206&DB=EPODOC&CC=JP&NR=2002351753A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>OTAKA KOICHI</creatorcontrib><title>SERIAL COMMUNICATION DEVICE</title><description>PROBLEM TO BE SOLVED: To perform hardware resetting by using a rise synchronizing signal in case of communication trouble, to prevent a hang-up due to a communication error, and to perform speedy initialization by switching the right to occupy the control over a rise synchronizing signal line at power-on time. SOLUTION: For a serial communication between two control parts, a monitor means which monitors a clock signal, a two-way data signal, and a data signal line, a reset signal which synchronizes the rise of a 1st control part at power-on time, a reset signal which synchronizes the rise of the 1st control part at the power-on time, and a switching means which switches the right to occupy the control over the reset signal are provided; if the data signal monitor means does not make a recovery from the communication error within a specific time, the 1st control part resets the hardware of a 2nd control part by using a reset signal line.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2002</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJAOdg3ydPRRcPb39Q3183R2DPH091NwcQ3zdHblYWBNS8wpTuWF0twMSm6uIc4euqkF-fGpxQWJyal5qSXxXgFGBgZGxqaG5qbGjsZEKQIAk6og9A</recordid><startdate>20021206</startdate><enddate>20021206</enddate><creator>OTAKA KOICHI</creator><scope>EVB</scope></search><sort><creationdate>20021206</creationdate><title>SERIAL COMMUNICATION DEVICE</title><author>OTAKA KOICHI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2002351753A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2002</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>OTAKA KOICHI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>OTAKA KOICHI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SERIAL COMMUNICATION DEVICE</title><date>2002-12-06</date><risdate>2002</risdate><abstract>PROBLEM TO BE SOLVED: To perform hardware resetting by using a rise synchronizing signal in case of communication trouble, to prevent a hang-up due to a communication error, and to perform speedy initialization by switching the right to occupy the control over a rise synchronizing signal line at power-on time. SOLUTION: For a serial communication between two control parts, a monitor means which monitors a clock signal, a two-way data signal, and a data signal line, a reset signal which synchronizes the rise of a 1st control part at power-on time, a reset signal which synchronizes the rise of the 1st control part at the power-on time, and a switching means which switches the right to occupy the control over the reset signal are provided; if the data signal monitor means does not make a recovery from the communication error within a specific time, the 1st control part resets the hardware of a 2nd control part by using a reset signal line.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_JP2002351753A |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | SERIAL COMMUNICATION DEVICE |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-03T00%3A49%3A11IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=OTAKA%20KOICHI&rft.date=2002-12-06&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2002351753A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |