SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND ITS MANUFACTURING METHOD

SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND ITS MANUFACTURING METHOD

PROBLEM TO BE SOLVED: To provide a semiconductor integrated circuit device which realizes reduction in a manufacturing cost by cutting the number of photomasks, and its manufacturing method. SOLUTION: An SIMOX substrate is used, wherein an oxide film 8 is formed in a substrate 9 and an n- layer 2 is...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: MATSUZAKI KAZUO
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator MATSUZAKI KAZUO
description PROBLEM TO BE SOLVED: To provide a semiconductor integrated circuit device which realizes reduction in a manufacturing cost by cutting the number of photomasks, and its manufacturing method. SOLUTION: An SIMOX substrate is used, wherein an oxide film 8 is formed in a substrate 9 and an n- layer 2 is formed thereon. In the n- layer 2, an n-channel MOSFET (NMOS) and a p-channel MOSFET (PMOS) of a CMOS cell 1 are formed isolated and independent via an isolation groove, respectively. A p-well region 3 and an n+ source region 4 are formed to self-align using a gate electrode 12 as a mask. By using the isolation groove, it is possible to eliminate the need for an LOCOS oxide film and a stopper region, and to greatly cut the number of photomasks necessary in a manufacturing process by the application of the isolation groove formation and self alignment.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2002170957A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2002170957A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2002170957A3</originalsourceid><addsrcrecordid>eNqNyrEKwjAQANAsDqL-w-EuxIqUjuHu2p6QRNKLaykSJ9FC_X9c_ACnt7y1oYG9YAyUUWMCCcpdcsoEKAmzKBDfBBlcIBAdwLuQW4eak4QOPGsfaWtWj-m5lN3Pjdm3rNgfyvweyzJP9_Iqn_FyraytjrVtzrU7_ZW-yKEsYg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND ITS MANUFACTURING METHOD</title><source>esp@cenet</source><creator>MATSUZAKI KAZUO</creator><creatorcontrib>MATSUZAKI KAZUO</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide a semiconductor integrated circuit device which realizes reduction in a manufacturing cost by cutting the number of photomasks, and its manufacturing method. SOLUTION: An SIMOX substrate is used, wherein an oxide film 8 is formed in a substrate 9 and an n- layer 2 is formed thereon. In the n- layer 2, an n-channel MOSFET (NMOS) and a p-channel MOSFET (PMOS) of a CMOS cell 1 are formed isolated and independent via an isolation groove, respectively. A p-well region 3 and an n+ source region 4 are formed to self-align using a gate electrode 12 as a mask. By using the isolation groove, it is possible to eliminate the need for an LOCOS oxide film and a stopper region, and to greatly cut the number of photomasks necessary in a manufacturing process by the application of the isolation groove formation and self alignment.</description><edition>7</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2002</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20020614&amp;DB=EPODOC&amp;CC=JP&amp;NR=2002170957A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20020614&amp;DB=EPODOC&amp;CC=JP&amp;NR=2002170957A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MATSUZAKI KAZUO</creatorcontrib><title>SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND ITS MANUFACTURING METHOD</title><description>PROBLEM TO BE SOLVED: To provide a semiconductor integrated circuit device which realizes reduction in a manufacturing cost by cutting the number of photomasks, and its manufacturing method. SOLUTION: An SIMOX substrate is used, wherein an oxide film 8 is formed in a substrate 9 and an n- layer 2 is formed thereon. In the n- layer 2, an n-channel MOSFET (NMOS) and a p-channel MOSFET (PMOS) of a CMOS cell 1 are formed isolated and independent via an isolation groove, respectively. A p-well region 3 and an n+ source region 4 are formed to self-align using a gate electrode 12 as a mask. By using the isolation groove, it is possible to eliminate the need for an LOCOS oxide film and a stopper region, and to greatly cut the number of photomasks necessary in a manufacturing process by the application of the isolation groove formation and self alignment.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2002</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyrEKwjAQANAsDqL-w-EuxIqUjuHu2p6QRNKLaykSJ9FC_X9c_ACnt7y1oYG9YAyUUWMCCcpdcsoEKAmzKBDfBBlcIBAdwLuQW4eak4QOPGsfaWtWj-m5lN3Pjdm3rNgfyvweyzJP9_Iqn_FyraytjrVtzrU7_ZW-yKEsYg</recordid><startdate>20020614</startdate><enddate>20020614</enddate><creator>MATSUZAKI KAZUO</creator><scope>EVB</scope></search><sort><creationdate>20020614</creationdate><title>SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND ITS MANUFACTURING METHOD</title><author>MATSUZAKI KAZUO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2002170957A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2002</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>MATSUZAKI KAZUO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MATSUZAKI KAZUO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND ITS MANUFACTURING METHOD</title><date>2002-06-14</date><risdate>2002</risdate><abstract>PROBLEM TO BE SOLVED: To provide a semiconductor integrated circuit device which realizes reduction in a manufacturing cost by cutting the number of photomasks, and its manufacturing method. SOLUTION: An SIMOX substrate is used, wherein an oxide film 8 is formed in a substrate 9 and an n- layer 2 is formed thereon. In the n- layer 2, an n-channel MOSFET (NMOS) and a p-channel MOSFET (PMOS) of a CMOS cell 1 are formed isolated and independent via an isolation groove, respectively. A p-well region 3 and an n+ source region 4 are formed to self-align using a gate electrode 12 as a mask. By using the isolation groove, it is possible to eliminate the need for an LOCOS oxide film and a stopper region, and to greatly cut the number of photomasks necessary in a manufacturing process by the application of the isolation groove formation and self alignment.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2002170957A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND ITS MANUFACTURING METHOD
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-15T01%3A09%3A00IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MATSUZAKI%20KAZUO&rft.date=2002-06-14&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2002170957A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true