METHOD FOR MANUFACTURING INTERMETALLIC DIELECTRIC LAYER USING LOW-BIAS RF POWER IN DEPOSITION OF FSG BY HIGH- DENSITY PLASMA
PROBLEM TO BE SOLVED: To provide a method for manufacturing an intermetallic dielectric layer, using low-bias RF power in the deposition of an FSG(fluorinated silicate glass) by a high-density plasma, wherein the load on an operator is not increased, the use and the arrangement of an apparatus are r...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | KO KEITO TEI BAIJIN CHO HEIICHI |
description | PROBLEM TO BE SOLVED: To provide a method for manufacturing an intermetallic dielectric layer, using low-bias RF power in the deposition of an FSG(fluorinated silicate glass) by a high-density plasma, wherein the load on an operator is not increased, the use and the arrangement of an apparatus are reduced, production speed is increased and a deposition step is reduced, as well as the generation of a gap and the generation of an interface can be reduced. SOLUTION: The FSG is deposited and filled into an intermetallic gap by RF power with a bias at a comparatively slow deposition rate. In addition, the FSG is deposited at a comparatively fast deposition rate by RF power, without bias or with comparatively small bias. A sacrificial layer is formed and is planarized and treated with CMP. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2002164340A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2002164340A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2002164340A3</originalsourceid><addsrcrecordid>eNqNirEOgjAURVkcjPoPL-4kCMT9AS19prRNW0KYCDF1MkqCox9vTfwAp3tyz9km7455oRvg2kKHqudY-96SaoGUZzZalJJqaIhJVnsbUeLILPTuG0k9pBWhA8vB6CH-pKBhRjvypBVoDty1UI0gqBVpVCqaEYxE1-E-2dzm-xoOv90lR858LdKwPKewLvM1PMJrupg8y_LTuSzKDIu_og_pIjs6</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHOD FOR MANUFACTURING INTERMETALLIC DIELECTRIC LAYER USING LOW-BIAS RF POWER IN DEPOSITION OF FSG BY HIGH- DENSITY PLASMA</title><source>esp@cenet</source><creator>KO KEITO ; TEI BAIJIN ; CHO HEIICHI</creator><creatorcontrib>KO KEITO ; TEI BAIJIN ; CHO HEIICHI</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide a method for manufacturing an intermetallic dielectric layer, using low-bias RF power in the deposition of an FSG(fluorinated silicate glass) by a high-density plasma, wherein the load on an operator is not increased, the use and the arrangement of an apparatus are reduced, production speed is increased and a deposition step is reduced, as well as the generation of a gap and the generation of an interface can be reduced. SOLUTION: The FSG is deposited and filled into an intermetallic gap by RF power with a bias at a comparatively slow deposition rate. In addition, the FSG is deposited at a comparatively fast deposition rate by RF power, without bias or with comparatively small bias. A sacrificial layer is formed and is planarized and treated with CMP.</description><edition>7</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2002</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20020607&DB=EPODOC&CC=JP&NR=2002164340A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20020607&DB=EPODOC&CC=JP&NR=2002164340A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KO KEITO</creatorcontrib><creatorcontrib>TEI BAIJIN</creatorcontrib><creatorcontrib>CHO HEIICHI</creatorcontrib><title>METHOD FOR MANUFACTURING INTERMETALLIC DIELECTRIC LAYER USING LOW-BIAS RF POWER IN DEPOSITION OF FSG BY HIGH- DENSITY PLASMA</title><description>PROBLEM TO BE SOLVED: To provide a method for manufacturing an intermetallic dielectric layer, using low-bias RF power in the deposition of an FSG(fluorinated silicate glass) by a high-density plasma, wherein the load on an operator is not increased, the use and the arrangement of an apparatus are reduced, production speed is increased and a deposition step is reduced, as well as the generation of a gap and the generation of an interface can be reduced. SOLUTION: The FSG is deposited and filled into an intermetallic gap by RF power with a bias at a comparatively slow deposition rate. In addition, the FSG is deposited at a comparatively fast deposition rate by RF power, without bias or with comparatively small bias. A sacrificial layer is formed and is planarized and treated with CMP.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2002</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNirEOgjAURVkcjPoPL-4kCMT9AS19prRNW0KYCDF1MkqCox9vTfwAp3tyz9km7455oRvg2kKHqudY-96SaoGUZzZalJJqaIhJVnsbUeLILPTuG0k9pBWhA8vB6CH-pKBhRjvypBVoDty1UI0gqBVpVCqaEYxE1-E-2dzm-xoOv90lR858LdKwPKewLvM1PMJrupg8y_LTuSzKDIu_og_pIjs6</recordid><startdate>20020607</startdate><enddate>20020607</enddate><creator>KO KEITO</creator><creator>TEI BAIJIN</creator><creator>CHO HEIICHI</creator><scope>EVB</scope></search><sort><creationdate>20020607</creationdate><title>METHOD FOR MANUFACTURING INTERMETALLIC DIELECTRIC LAYER USING LOW-BIAS RF POWER IN DEPOSITION OF FSG BY HIGH- DENSITY PLASMA</title><author>KO KEITO ; TEI BAIJIN ; CHO HEIICHI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2002164340A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2002</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>KO KEITO</creatorcontrib><creatorcontrib>TEI BAIJIN</creatorcontrib><creatorcontrib>CHO HEIICHI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KO KEITO</au><au>TEI BAIJIN</au><au>CHO HEIICHI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHOD FOR MANUFACTURING INTERMETALLIC DIELECTRIC LAYER USING LOW-BIAS RF POWER IN DEPOSITION OF FSG BY HIGH- DENSITY PLASMA</title><date>2002-06-07</date><risdate>2002</risdate><abstract>PROBLEM TO BE SOLVED: To provide a method for manufacturing an intermetallic dielectric layer, using low-bias RF power in the deposition of an FSG(fluorinated silicate glass) by a high-density plasma, wherein the load on an operator is not increased, the use and the arrangement of an apparatus are reduced, production speed is increased and a deposition step is reduced, as well as the generation of a gap and the generation of an interface can be reduced. SOLUTION: The FSG is deposited and filled into an intermetallic gap by RF power with a bias at a comparatively slow deposition rate. In addition, the FSG is deposited at a comparatively fast deposition rate by RF power, without bias or with comparatively small bias. A sacrificial layer is formed and is planarized and treated with CMP.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_JP2002164340A |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | METHOD FOR MANUFACTURING INTERMETALLIC DIELECTRIC LAYER USING LOW-BIAS RF POWER IN DEPOSITION OF FSG BY HIGH- DENSITY PLASMA |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-05T02%3A16%3A48IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KO%20KEITO&rft.date=2002-06-07&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2002164340A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |