NONVOLATILE SEMICONDUCTOR STORAGE DEVICE AND ITS MANUFACTURING METHOD

PROBLEM TO BE SOLVED: To provide a method of manufacturing a semiconductor storage device wherein irregularity of threshold voltage of a nonvolatile semiconductor storage device can be reduced by isolating P wells every plural memory cells which are adjacent to each other in the lengthwise direction...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: YOSHIMI MASANORI, WADA MASAHISA, SHIGEMATSU MASAKI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator YOSHIMI MASANORI
WADA MASAHISA
SHIGEMATSU MASAKI
description PROBLEM TO BE SOLVED: To provide a method of manufacturing a semiconductor storage device wherein irregularity of threshold voltage of a nonvolatile semiconductor storage device can be reduced by isolating P wells every plural memory cells which are adjacent to each other in the lengthwise direction of a bit line diffusion layer and a common source diffusion layer, without increasing a cell array area and manufacturing cost. SOLUTION: In this method of manufacturing a nonvolatile semiconductor storage device, the following processes are included. A second and a first conductivity type wells 2, 3 are formed on a first conductivity type semiconductor substrate 1. A tunnel oxide film 4 and floating gates(FG) 5 stretching in the Y direction are formed on the first conductivity type well 3, and an impurity diffusion layer 7 is formed by using the FG's 5 as masks. The impurity diffusion layer 7 is divided into two parts in the X axis direction. Trenches which penetrate the impurity diffusion layer 7 and reach the second conductivity type well 2 are formed, and insulating films 12 are buried in the trenches.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2001332709A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2001332709A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2001332709A3</originalsourceid><addsrcrecordid>eNrjZHD18_cL8_dxDPH0cVUIdvX1dPb3cwl1DvEPUggGEo7urgourmGezq4Kjn4uCp4hwQq-jn6hbo7OIaFBnn7uCr6uIR7-LjwMrGmJOcWpvFCam0HJzTXE2UM3tSA_PrW4IDE5NS-1JN4rwMjAwNDY2MjcwNLRmChFAAY2LL0</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>NONVOLATILE SEMICONDUCTOR STORAGE DEVICE AND ITS MANUFACTURING METHOD</title><source>esp@cenet</source><creator>YOSHIMI MASANORI ; WADA MASAHISA ; SHIGEMATSU MASAKI</creator><creatorcontrib>YOSHIMI MASANORI ; WADA MASAHISA ; SHIGEMATSU MASAKI</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide a method of manufacturing a semiconductor storage device wherein irregularity of threshold voltage of a nonvolatile semiconductor storage device can be reduced by isolating P wells every plural memory cells which are adjacent to each other in the lengthwise direction of a bit line diffusion layer and a common source diffusion layer, without increasing a cell array area and manufacturing cost. SOLUTION: In this method of manufacturing a nonvolatile semiconductor storage device, the following processes are included. A second and a first conductivity type wells 2, 3 are formed on a first conductivity type semiconductor substrate 1. A tunnel oxide film 4 and floating gates(FG) 5 stretching in the Y direction are formed on the first conductivity type well 3, and an impurity diffusion layer 7 is formed by using the FG's 5 as masks. The impurity diffusion layer 7 is divided into two parts in the X axis direction. Trenches which penetrate the impurity diffusion layer 7 and reach the second conductivity type well 2 are formed, and insulating films 12 are buried in the trenches.</description><edition>7</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2001</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20011130&amp;DB=EPODOC&amp;CC=JP&amp;NR=2001332709A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20011130&amp;DB=EPODOC&amp;CC=JP&amp;NR=2001332709A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>YOSHIMI MASANORI</creatorcontrib><creatorcontrib>WADA MASAHISA</creatorcontrib><creatorcontrib>SHIGEMATSU MASAKI</creatorcontrib><title>NONVOLATILE SEMICONDUCTOR STORAGE DEVICE AND ITS MANUFACTURING METHOD</title><description>PROBLEM TO BE SOLVED: To provide a method of manufacturing a semiconductor storage device wherein irregularity of threshold voltage of a nonvolatile semiconductor storage device can be reduced by isolating P wells every plural memory cells which are adjacent to each other in the lengthwise direction of a bit line diffusion layer and a common source diffusion layer, without increasing a cell array area and manufacturing cost. SOLUTION: In this method of manufacturing a nonvolatile semiconductor storage device, the following processes are included. A second and a first conductivity type wells 2, 3 are formed on a first conductivity type semiconductor substrate 1. A tunnel oxide film 4 and floating gates(FG) 5 stretching in the Y direction are formed on the first conductivity type well 3, and an impurity diffusion layer 7 is formed by using the FG's 5 as masks. The impurity diffusion layer 7 is divided into two parts in the X axis direction. Trenches which penetrate the impurity diffusion layer 7 and reach the second conductivity type well 2 are formed, and insulating films 12 are buried in the trenches.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2001</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHD18_cL8_dxDPH0cVUIdvX1dPb3cwl1DvEPUggGEo7urgourmGezq4Kjn4uCp4hwQq-jn6hbo7OIaFBnn7uCr6uIR7-LjwMrGmJOcWpvFCam0HJzTXE2UM3tSA_PrW4IDE5NS-1JN4rwMjAwNDY2MjcwNLRmChFAAY2LL0</recordid><startdate>20011130</startdate><enddate>20011130</enddate><creator>YOSHIMI MASANORI</creator><creator>WADA MASAHISA</creator><creator>SHIGEMATSU MASAKI</creator><scope>EVB</scope></search><sort><creationdate>20011130</creationdate><title>NONVOLATILE SEMICONDUCTOR STORAGE DEVICE AND ITS MANUFACTURING METHOD</title><author>YOSHIMI MASANORI ; WADA MASAHISA ; SHIGEMATSU MASAKI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2001332709A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2001</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>YOSHIMI MASANORI</creatorcontrib><creatorcontrib>WADA MASAHISA</creatorcontrib><creatorcontrib>SHIGEMATSU MASAKI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>YOSHIMI MASANORI</au><au>WADA MASAHISA</au><au>SHIGEMATSU MASAKI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>NONVOLATILE SEMICONDUCTOR STORAGE DEVICE AND ITS MANUFACTURING METHOD</title><date>2001-11-30</date><risdate>2001</risdate><abstract>PROBLEM TO BE SOLVED: To provide a method of manufacturing a semiconductor storage device wherein irregularity of threshold voltage of a nonvolatile semiconductor storage device can be reduced by isolating P wells every plural memory cells which are adjacent to each other in the lengthwise direction of a bit line diffusion layer and a common source diffusion layer, without increasing a cell array area and manufacturing cost. SOLUTION: In this method of manufacturing a nonvolatile semiconductor storage device, the following processes are included. A second and a first conductivity type wells 2, 3 are formed on a first conductivity type semiconductor substrate 1. A tunnel oxide film 4 and floating gates(FG) 5 stretching in the Y direction are formed on the first conductivity type well 3, and an impurity diffusion layer 7 is formed by using the FG's 5 as masks. The impurity diffusion layer 7 is divided into two parts in the X axis direction. Trenches which penetrate the impurity diffusion layer 7 and reach the second conductivity type well 2 are formed, and insulating films 12 are buried in the trenches.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2001332709A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title NONVOLATILE SEMICONDUCTOR STORAGE DEVICE AND ITS MANUFACTURING METHOD
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-28T20%3A16%3A19IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=YOSHIMI%20MASANORI&rft.date=2001-11-30&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2001332709A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true