HORIZONTAL SCANNING CIRCUIT DEVICE PROVIDED WITH FIXED REPETITIVE PATTERN REMOVING FUNCTION

PROBLEM TO BE SOLVED: To eliminate the vertical-strip defect of a display image by improving the horizontal scanning circuit of an active matrix type liquid crystal display device. SOLUTION: This horizontal scanning circuit device is constituted of a common signal line SIG and plural sets of switchi...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
1. Verfasser:	MAEKAWA TOSHIICHI
Format:	Patent
Sprache:	eng
Schlagworte:	ADVERTISING ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICESUSING STATIC MEANS TO PRESENT VARIABLE INFORMATION CRYPTOGRAPHY DEVICES OR ARRANGEMENTS, THE OPTICAL OPERATION OF WHICH ISMODIFIED BY CHANGING THE OPTICAL PROPERTIES OF THE MEDIUM OF THEDEVICES OR ARRANGEMENTS FOR THE CONTROL OF THE INTENSITY,COLOUR, PHASE, POLARISATION OR DIRECTION OF LIGHT, e.g.SWITCHING, GATING, MODULATING OR DEMODULATING DISPLAY EDUCATION FREQUENCY-CHANGING NON-LINEAR OPTICS OPTICAL ANALOGUE/DIGITAL CONVERTERS OPTICAL LOGIC ELEMENTS OPTICS PHYSICS SEALS TECHNIQUES OR PROCEDURES FOR THE OPERATION THEREOF
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Beschreibung
Zusammenfassung:	PROBLEM TO BE SOLVED: To eliminate the vertical-strip defect of a display image by improving the horizontal scanning circuit of an active matrix type liquid crystal display device. SOLUTION: This horizontal scanning circuit device is constituted of a common signal line SIG and plural sets of switching transistors Sn and capacitances connected to the signal line SIG. Moreover, the device is provided with a shift register DFF-S/R which successively supplies primary pulses Bn according to the switching transistors Sn and logical gate means NORn, which are interposed between the shift register DFF-S/R and the transistors Sn and which shape waveforms of the primary pulses Bn to secondary pulse Φn. The logical gate means NORn receives the secondary pulse Φn-1 of a preceding stage, and the primary pulse Bn of this stage which is supplied from the DFF-S/R and outputs the secondary pulse Φn of this stage, so as to rise after the secondary pulse Φn-1 of the preceding stage falls.