INSTRUCTION TAKEOUT UNIT IN MICROPROCESSOR
PROBLEM TO BE SOLVED: To generate an instruction takeout address within timing restriction of a gigahertz processor system by executing a microprocessor instruction. SOLUTION: All address generating unit suitable for generating a set of branching target addresses corresponding to a set of received i...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | KEVIN ARTHUR CHALOT DAVE STEVEN LEVITAN KONIGSBURG BRIAN R |
| description | PROBLEM TO BE SOLVED: To generate an instruction takeout address within timing restriction of a gigahertz processor system by executing a microprocessor instruction. SOLUTION: All address generating unit suitable for generating a set of branching target addresses corresponding to a set of received instructions and a multiplexer constituted to receive the set of branching target addresses as input are included in an instruction processing unit(IPU) 211. Output of the multiplexer is supplied to an instruction address takeout register. An address incremeter suitable for generating the next instruction address corresponding to the next sequential instruction address following the instruction address corresponding to the received set of addresses is included in the IPU 211. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2001249805A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2001249805A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2001249805A3</originalsourceid><addsrcrecordid>eNrjZNDy9AsOCQp1DvH091MIcfR29Q8NUQj18wxR8PRT8PV0DvIPCPJ3dg0O9g_iYWBNS8wpTuWF0twMSm6uIc4euqkF-fGpxQWJyal5qSXxXgFGBgaGRiaWFgamjsZEKQIA0HIlkw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>INSTRUCTION TAKEOUT UNIT IN MICROPROCESSOR</title><source>esp@cenet</source><creator>KEVIN ARTHUR CHALOT ; DAVE STEVEN LEVITAN ; KONIGSBURG BRIAN R</creator><creatorcontrib>KEVIN ARTHUR CHALOT ; DAVE STEVEN LEVITAN ; KONIGSBURG BRIAN R</creatorcontrib><description>PROBLEM TO BE SOLVED: To generate an instruction takeout address within timing restriction of a gigahertz processor system by executing a microprocessor instruction. SOLUTION: All address generating unit suitable for generating a set of branching target addresses corresponding to a set of received instructions and a multiplexer constituted to receive the set of branching target addresses as input are included in an instruction processing unit(IPU) 211. Output of the multiplexer is supplied to an instruction address takeout register. An address incremeter suitable for generating the next instruction address corresponding to the next sequential instruction address following the instruction address corresponding to the received set of addresses is included in the IPU 211.</description><edition>7</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2001</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20010914&DB=EPODOC&CC=JP&NR=2001249805A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25544,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20010914&DB=EPODOC&CC=JP&NR=2001249805A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KEVIN ARTHUR CHALOT</creatorcontrib><creatorcontrib>DAVE STEVEN LEVITAN</creatorcontrib><creatorcontrib>KONIGSBURG BRIAN R</creatorcontrib><title>INSTRUCTION TAKEOUT UNIT IN MICROPROCESSOR</title><description>PROBLEM TO BE SOLVED: To generate an instruction takeout address within timing restriction of a gigahertz processor system by executing a microprocessor instruction. SOLUTION: All address generating unit suitable for generating a set of branching target addresses corresponding to a set of received instructions and a multiplexer constituted to receive the set of branching target addresses as input are included in an instruction processing unit(IPU) 211. Output of the multiplexer is supplied to an instruction address takeout register. An address incremeter suitable for generating the next instruction address corresponding to the next sequential instruction address following the instruction address corresponding to the received set of addresses is included in the IPU 211.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2001</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNDy9AsOCQp1DvH091MIcfR29Q8NUQj18wxR8PRT8PV0DvIPCPJ3dg0O9g_iYWBNS8wpTuWF0twMSm6uIc4euqkF-fGpxQWJyal5qSXxXgFGBgaGRiaWFgamjsZEKQIA0HIlkw</recordid><startdate>20010914</startdate><enddate>20010914</enddate><creator>KEVIN ARTHUR CHALOT</creator><creator>DAVE STEVEN LEVITAN</creator><creator>KONIGSBURG BRIAN R</creator><scope>EVB</scope></search><sort><creationdate>20010914</creationdate><title>INSTRUCTION TAKEOUT UNIT IN MICROPROCESSOR</title><author>KEVIN ARTHUR CHALOT ; DAVE STEVEN LEVITAN ; KONIGSBURG BRIAN R</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2001249805A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2001</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>KEVIN ARTHUR CHALOT</creatorcontrib><creatorcontrib>DAVE STEVEN LEVITAN</creatorcontrib><creatorcontrib>KONIGSBURG BRIAN R</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KEVIN ARTHUR CHALOT</au><au>DAVE STEVEN LEVITAN</au><au>KONIGSBURG BRIAN R</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>INSTRUCTION TAKEOUT UNIT IN MICROPROCESSOR</title><date>2001-09-14</date><risdate>2001</risdate><abstract>PROBLEM TO BE SOLVED: To generate an instruction takeout address within timing restriction of a gigahertz processor system by executing a microprocessor instruction. SOLUTION: All address generating unit suitable for generating a set of branching target addresses corresponding to a set of received instructions and a multiplexer constituted to receive the set of branching target addresses as input are included in an instruction processing unit(IPU) 211. Output of the multiplexer is supplied to an instruction address takeout register. An address incremeter suitable for generating the next instruction address corresponding to the next sequential instruction address following the instruction address corresponding to the received set of addresses is included in the IPU 211.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_JP2001249805A |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | INSTRUCTION TAKEOUT UNIT IN MICROPROCESSOR |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-27T20%3A13%3A31IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KEVIN%20ARTHUR%20CHALOT&rft.date=2001-09-14&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2001249805A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |