SEMICONDUCTOR MEMORY
PROBLEM TO BE SOLVED: To provide a semiconductor memory which can examine whether a burn-in test and the like are performed by appropriate conditions or not for each semiconductor memory. SOLUTION: This device is provided with a high voltage detecting circuit 42 detecting that test voltage at the ti...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | SUWA MASATO |
| description | PROBLEM TO BE SOLVED: To provide a semiconductor memory which can examine whether a burn-in test and the like are performed by appropriate conditions or not for each semiconductor memory. SOLUTION: This device is provided with a high voltage detecting circuit 42 detecting that test voltage at the time of burn-in test exceeds the prescribed voltage, a holding circuit 52 holding a detected result, and an output circuit 54 outputting holding contents of the holding circuit 52 to the outside. It can be understood whether internal power source voltage internally generated is made appropriate value or not by making observing test voltage as internal power source voltage. Preferably, a range of voltage can be specified by providing a high voltage detecting circuit detecting plural different voltage and a holding circuit holding corresponding detected result. Further, also temperature conditions can be verified by incorporating a high temperature detecting circuit. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2001035193A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2001035193A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2001035193A3</originalsourceid><addsrcrecordid>eNrjZBAJdvX1dPb3cwl1DvEPUvB19fUPiuRhYE1LzClO5YXS3AxKbq4hzh66qQX58anFBYnJqXmpJfFeAUYGBoYGxqaGlsaOxkQpAgDKgh83</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR MEMORY</title><source>esp@cenet</source><creator>SUWA MASATO</creator><creatorcontrib>SUWA MASATO</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide a semiconductor memory which can examine whether a burn-in test and the like are performed by appropriate conditions or not for each semiconductor memory. SOLUTION: This device is provided with a high voltage detecting circuit 42 detecting that test voltage at the time of burn-in test exceeds the prescribed voltage, a holding circuit 52 holding a detected result, and an output circuit 54 outputting holding contents of the holding circuit 52 to the outside. It can be understood whether internal power source voltage internally generated is made appropriate value or not by making observing test voltage as internal power source voltage. Preferably, a range of voltage can be specified by providing a high voltage detecting circuit detecting plural different voltage and a holding circuit holding corresponding detected result. Further, also temperature conditions can be verified by incorporating a high temperature detecting circuit.</description><edition>7</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; INFORMATION STORAGE ; MEASURING ; MEASURING ELECTRIC VARIABLES ; MEASURING MAGNETIC VARIABLES ; PHYSICS ; STATIC STORES ; TESTING</subject><creationdate>2001</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20010209&DB=EPODOC&CC=JP&NR=2001035193A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20010209&DB=EPODOC&CC=JP&NR=2001035193A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SUWA MASATO</creatorcontrib><title>SEMICONDUCTOR MEMORY</title><description>PROBLEM TO BE SOLVED: To provide a semiconductor memory which can examine whether a burn-in test and the like are performed by appropriate conditions or not for each semiconductor memory. SOLUTION: This device is provided with a high voltage detecting circuit 42 detecting that test voltage at the time of burn-in test exceeds the prescribed voltage, a holding circuit 52 holding a detected result, and an output circuit 54 outputting holding contents of the holding circuit 52 to the outside. It can be understood whether internal power source voltage internally generated is made appropriate value or not by making observing test voltage as internal power source voltage. Preferably, a range of voltage can be specified by providing a high voltage detecting circuit detecting plural different voltage and a holding circuit holding corresponding detected result. Further, also temperature conditions can be verified by incorporating a high temperature detecting circuit.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>INFORMATION STORAGE</subject><subject>MEASURING</subject><subject>MEASURING ELECTRIC VARIABLES</subject><subject>MEASURING MAGNETIC VARIABLES</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><subject>TESTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2001</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBAJdvX1dPb3cwl1DvEPUvB19fUPiuRhYE1LzClO5YXS3AxKbq4hzh66qQX58anFBYnJqXmpJfFeAUYGBoYGxqaGlsaOxkQpAgDKgh83</recordid><startdate>20010209</startdate><enddate>20010209</enddate><creator>SUWA MASATO</creator><scope>EVB</scope></search><sort><creationdate>20010209</creationdate><title>SEMICONDUCTOR MEMORY</title><author>SUWA MASATO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2001035193A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2001</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>INFORMATION STORAGE</topic><topic>MEASURING</topic><topic>MEASURING ELECTRIC VARIABLES</topic><topic>MEASURING MAGNETIC VARIABLES</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><topic>TESTING</topic><toplevel>online_resources</toplevel><creatorcontrib>SUWA MASATO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SUWA MASATO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR MEMORY</title><date>2001-02-09</date><risdate>2001</risdate><abstract>PROBLEM TO BE SOLVED: To provide a semiconductor memory which can examine whether a burn-in test and the like are performed by appropriate conditions or not for each semiconductor memory. SOLUTION: This device is provided with a high voltage detecting circuit 42 detecting that test voltage at the time of burn-in test exceeds the prescribed voltage, a holding circuit 52 holding a detected result, and an output circuit 54 outputting holding contents of the holding circuit 52 to the outside. It can be understood whether internal power source voltage internally generated is made appropriate value or not by making observing test voltage as internal power source voltage. Preferably, a range of voltage can be specified by providing a high voltage detecting circuit detecting plural different voltage and a holding circuit holding corresponding detected result. Further, also temperature conditions can be verified by incorporating a high temperature detecting circuit.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_JP2001035193A |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING INFORMATION STORAGE MEASURING MEASURING ELECTRIC VARIABLES MEASURING MAGNETIC VARIABLES PHYSICS STATIC STORES TESTING |
| title | SEMICONDUCTOR MEMORY |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-04T19%3A20%3A05IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SUWA%20MASATO&rft.date=2001-02-09&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2001035193A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |