SEMICONDUCTOR MODULE AND ITS MANUFACTURE

SEMICONDUCTOR MODULE AND ITS MANUFACTURE

PROBLEM TO BE SOLVED: To realize a semiconductor module by chip-on-chip mounting of high accuracy and reliability at a low cost using solder bumps by a method wherein a mask is provided between the solder bumps so as to prevent a solder bridge from being formed, and the shape of the mask is devised....

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: TAKASE YOSHIHISA
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator TAKASE YOSHIHISA
description PROBLEM TO BE SOLVED: To realize a semiconductor module by chip-on-chip mounting of high accuracy and reliability at a low cost using solder bumps by a method wherein a mask is provided between the solder bumps so as to prevent a solder bridge from being formed, and the shape of the mask is devised. SOLUTION: A first and a second protective film, 5 and 5, are formed so as to partially cover the first to third electrode, 2 to 4, of first semiconductor elements 6 and 7. The first to third electrode, 2 to 4, are metallized by electroless plating. A mask for providing an opening which is high so as not to make the solder of a solder bump 15 protrude and makes the first electrode 2 exposed is formed on the first protective film 5, and an opening is provided. The opening is filled up with cream solder 14, and solder bumps 15 are formed by heating. A second protective film 5 is formed so as to partially cover the second and third electrode, 3 and 4, and to make the tip of a plating bump 9 protrude. The first and second electrode, 2 and 3, are made to confront each other, and the first and second semiconductor element, 6 and 7, are formed in one piece by heating.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2000349230A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2000349230A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2000349230A3</originalsourceid><addsrcrecordid>eNrjZNAIdvX1dPb3cwl1DvEPUvD1dwn1cVVw9HNR8AwJVvB19At1c3QOCQ1y5WFgTUvMKU7lhdLcDEpuriHOHrqpBfnxqcUFicmpeakl8V4BRgYGBsYmlkbGBo7GRCkCAFwjJJQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR MODULE AND ITS MANUFACTURE</title><source>esp@cenet</source><creator>TAKASE YOSHIHISA</creator><creatorcontrib>TAKASE YOSHIHISA</creatorcontrib><description>PROBLEM TO BE SOLVED: To realize a semiconductor module by chip-on-chip mounting of high accuracy and reliability at a low cost using solder bumps by a method wherein a mask is provided between the solder bumps so as to prevent a solder bridge from being formed, and the shape of the mask is devised. SOLUTION: A first and a second protective film, 5 and 5, are formed so as to partially cover the first to third electrode, 2 to 4, of first semiconductor elements 6 and 7. The first to third electrode, 2 to 4, are metallized by electroless plating. A mask for providing an opening which is high so as not to make the solder of a solder bump 15 protrude and makes the first electrode 2 exposed is formed on the first protective film 5, and an opening is provided. The opening is filled up with cream solder 14, and solder bumps 15 are formed by heating. A second protective film 5 is formed so as to partially cover the second and third electrode, 3 and 4, and to make the tip of a plating bump 9 protrude. The first and second electrode, 2 and 3, are made to confront each other, and the first and second semiconductor element, 6 and 7, are formed in one piece by heating.</description><edition>7</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2000</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20001215&amp;DB=EPODOC&amp;CC=JP&amp;NR=2000349230A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20001215&amp;DB=EPODOC&amp;CC=JP&amp;NR=2000349230A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>TAKASE YOSHIHISA</creatorcontrib><title>SEMICONDUCTOR MODULE AND ITS MANUFACTURE</title><description>PROBLEM TO BE SOLVED: To realize a semiconductor module by chip-on-chip mounting of high accuracy and reliability at a low cost using solder bumps by a method wherein a mask is provided between the solder bumps so as to prevent a solder bridge from being formed, and the shape of the mask is devised. SOLUTION: A first and a second protective film, 5 and 5, are formed so as to partially cover the first to third electrode, 2 to 4, of first semiconductor elements 6 and 7. The first to third electrode, 2 to 4, are metallized by electroless plating. A mask for providing an opening which is high so as not to make the solder of a solder bump 15 protrude and makes the first electrode 2 exposed is formed on the first protective film 5, and an opening is provided. The opening is filled up with cream solder 14, and solder bumps 15 are formed by heating. A second protective film 5 is formed so as to partially cover the second and third electrode, 3 and 4, and to make the tip of a plating bump 9 protrude. The first and second electrode, 2 and 3, are made to confront each other, and the first and second semiconductor element, 6 and 7, are formed in one piece by heating.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2000</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNAIdvX1dPb3cwl1DvEPUvD1dwn1cVVw9HNR8AwJVvB19At1c3QOCQ1y5WFgTUvMKU7lhdLcDEpuriHOHrqpBfnxqcUFicmpeakl8V4BRgYGBsYmlkbGBo7GRCkCAFwjJJQ</recordid><startdate>20001215</startdate><enddate>20001215</enddate><creator>TAKASE YOSHIHISA</creator><scope>EVB</scope></search><sort><creationdate>20001215</creationdate><title>SEMICONDUCTOR MODULE AND ITS MANUFACTURE</title><author>TAKASE YOSHIHISA</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2000349230A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2000</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>TAKASE YOSHIHISA</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>TAKASE YOSHIHISA</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR MODULE AND ITS MANUFACTURE</title><date>2000-12-15</date><risdate>2000</risdate><abstract>PROBLEM TO BE SOLVED: To realize a semiconductor module by chip-on-chip mounting of high accuracy and reliability at a low cost using solder bumps by a method wherein a mask is provided between the solder bumps so as to prevent a solder bridge from being formed, and the shape of the mask is devised. SOLUTION: A first and a second protective film, 5 and 5, are formed so as to partially cover the first to third electrode, 2 to 4, of first semiconductor elements 6 and 7. The first to third electrode, 2 to 4, are metallized by electroless plating. A mask for providing an opening which is high so as not to make the solder of a solder bump 15 protrude and makes the first electrode 2 exposed is formed on the first protective film 5, and an opening is provided. The opening is filled up with cream solder 14, and solder bumps 15 are formed by heating. A second protective film 5 is formed so as to partially cover the second and third electrode, 3 and 4, and to make the tip of a plating bump 9 protrude. The first and second electrode, 2 and 3, are made to confront each other, and the first and second semiconductor element, 6 and 7, are formed in one piece by heating.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2000349230A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title SEMICONDUCTOR MODULE AND ITS MANUFACTURE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-01T19%3A25%3A15IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=TAKASE%20YOSHIHISA&rft.date=2000-12-15&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2000349230A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true