SEMICONDUCTOR INTEGRATED CIRCUIT

PROBLEM TO BE SOLVED: To transmit a signal suitable to a control system among circuit blocks by transmitting many signals with a small wiring number and a narrow wiring area, without constraining timings. SOLUTION: A multiplexer circuit 2 in a 1st circuit block 9 multiplexes control signals fed from...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: YAMAGUCHI TOMIICHI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator YAMAGUCHI TOMIICHI
description PROBLEM TO BE SOLVED: To transmit a signal suitable to a control system among circuit blocks by transmitting many signals with a small wiring number and a narrow wiring area, without constraining timings. SOLUTION: A multiplexer circuit 2 in a 1st circuit block 9 multiplexes control signals fed from an input terminal 1 on a transmission signal and transmits the multiplexed signal to a demultiplexer circuit 5 a 2nd circuit block 10. In this case, a coding circuit 4 encodes an enable signal at an enable terminal 3 of the 2nd circuit block 10 into a selection signal denoting a selection pattern of the multiplexer circuit 2 and gives the coded signal to the multiplexer circuit 2 of the 1st circuit block 9 to control the selection of the multiplexer circuit 2. Furthermore, the enable signal at the enable terminal 3 is also given to a demultiplexer circuit 5 of the 2nd circuit block 10 to control the demultiplexer circuit 5 in relation to the selection of the multiplexer circuit 2, to allow the demultiplexer circuit 5 demultiplex the multiplexed transmission signal received via a transmission signal line 7.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2000332718A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2000332718A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2000332718A3</originalsourceid><addsrcrecordid>eNrjZFAIdvX1dPb3cwl1DvEPUvD0C3F1D3IMcXVRcPYMcg71DOFhYE1LzClO5YXS3AxKbq4hzh66qQX58anFBYnJqXmpJfFeAUYGBgbGxkbmhhaOxkQpAgBRLiKI</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR INTEGRATED CIRCUIT</title><source>esp@cenet</source><creator>YAMAGUCHI TOMIICHI</creator><creatorcontrib>YAMAGUCHI TOMIICHI</creatorcontrib><description>PROBLEM TO BE SOLVED: To transmit a signal suitable to a control system among circuit blocks by transmitting many signals with a small wiring number and a narrow wiring area, without constraining timings. SOLUTION: A multiplexer circuit 2 in a 1st circuit block 9 multiplexes control signals fed from an input terminal 1 on a transmission signal and transmits the multiplexed signal to a demultiplexer circuit 5 a 2nd circuit block 10. In this case, a coding circuit 4 encodes an enable signal at an enable terminal 3 of the 2nd circuit block 10 into a selection signal denoting a selection pattern of the multiplexer circuit 2 and gives the coded signal to the multiplexer circuit 2 of the 1st circuit block 9 to control the selection of the multiplexer circuit 2. Furthermore, the enable signal at the enable terminal 3 is also given to a demultiplexer circuit 5 of the 2nd circuit block 10 to control the demultiplexer circuit 5 in relation to the selection of the multiplexer circuit 2, to allow the demultiplexer circuit 5 demultiplex the multiplexed transmission signal received via a transmission signal line 7.</description><edition>7</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; MULTIPLEX COMMUNICATION ; PHYSICS</subject><creationdate>2000</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20001130&amp;DB=EPODOC&amp;CC=JP&amp;NR=2000332718A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20001130&amp;DB=EPODOC&amp;CC=JP&amp;NR=2000332718A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>YAMAGUCHI TOMIICHI</creatorcontrib><title>SEMICONDUCTOR INTEGRATED CIRCUIT</title><description>PROBLEM TO BE SOLVED: To transmit a signal suitable to a control system among circuit blocks by transmitting many signals with a small wiring number and a narrow wiring area, without constraining timings. SOLUTION: A multiplexer circuit 2 in a 1st circuit block 9 multiplexes control signals fed from an input terminal 1 on a transmission signal and transmits the multiplexed signal to a demultiplexer circuit 5 a 2nd circuit block 10. In this case, a coding circuit 4 encodes an enable signal at an enable terminal 3 of the 2nd circuit block 10 into a selection signal denoting a selection pattern of the multiplexer circuit 2 and gives the coded signal to the multiplexer circuit 2 of the 1st circuit block 9 to control the selection of the multiplexer circuit 2. Furthermore, the enable signal at the enable terminal 3 is also given to a demultiplexer circuit 5 of the 2nd circuit block 10 to control the demultiplexer circuit 5 in relation to the selection of the multiplexer circuit 2, to allow the demultiplexer circuit 5 demultiplex the multiplexed transmission signal received via a transmission signal line 7.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>MULTIPLEX COMMUNICATION</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2000</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFAIdvX1dPb3cwl1DvEPUvD0C3F1D3IMcXVRcPYMcg71DOFhYE1LzClO5YXS3AxKbq4hzh66qQX58anFBYnJqXmpJfFeAUYGBgbGxkbmhhaOxkQpAgBRLiKI</recordid><startdate>20001130</startdate><enddate>20001130</enddate><creator>YAMAGUCHI TOMIICHI</creator><scope>EVB</scope></search><sort><creationdate>20001130</creationdate><title>SEMICONDUCTOR INTEGRATED CIRCUIT</title><author>YAMAGUCHI TOMIICHI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2000332718A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2000</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>MULTIPLEX COMMUNICATION</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>YAMAGUCHI TOMIICHI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>YAMAGUCHI TOMIICHI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR INTEGRATED CIRCUIT</title><date>2000-11-30</date><risdate>2000</risdate><abstract>PROBLEM TO BE SOLVED: To transmit a signal suitable to a control system among circuit blocks by transmitting many signals with a small wiring number and a narrow wiring area, without constraining timings. SOLUTION: A multiplexer circuit 2 in a 1st circuit block 9 multiplexes control signals fed from an input terminal 1 on a transmission signal and transmits the multiplexed signal to a demultiplexer circuit 5 a 2nd circuit block 10. In this case, a coding circuit 4 encodes an enable signal at an enable terminal 3 of the 2nd circuit block 10 into a selection signal denoting a selection pattern of the multiplexer circuit 2 and gives the coded signal to the multiplexer circuit 2 of the 1st circuit block 9 to control the selection of the multiplexer circuit 2. Furthermore, the enable signal at the enable terminal 3 is also given to a demultiplexer circuit 5 of the 2nd circuit block 10 to control the demultiplexer circuit 5 in relation to the selection of the multiplexer circuit 2, to allow the demultiplexer circuit 5 demultiplex the multiplexed transmission signal received via a transmission signal line 7.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2000332718A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRIC DIGITAL DATA PROCESSING
ELECTRICITY
MULTIPLEX COMMUNICATION
PHYSICS
title SEMICONDUCTOR INTEGRATED CIRCUIT
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-01T19%3A30%3A44IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=YAMAGUCHI%20TOMIICHI&rft.date=2000-11-30&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2000332718A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true