CONTROL METHOD FOR SEMICONDUCTOR MEMORY AND SEMICONDUCTOR MEMORY

PROBLEM TO BE SOLVED: To provide a non-volatile semiconductor memory which is inexpensive and of which the number of rewritable times is large. SOLUTION: A semiconductor memory 10 is provided with a flag bit 19 dividing a memory mat 11 of whole capacity R consisting of non-volatile semiconductor mem...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: ONDA MICHIO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator ONDA MICHIO
description PROBLEM TO BE SOLVED: To provide a non-volatile semiconductor memory which is inexpensive and of which the number of rewritable times is large. SOLUTION: A semiconductor memory 10 is provided with a flag bit 19 dividing a memory mat 11 of whole capacity R consisting of non-volatile semiconductor memory cells into plural blocks of size M and discriminating whether each block is rewritten or not, a block decoder 20 selecting a block being not yet rewritten as a block to be rewritten in accordance with a setting state of the flag bit 19, and a rewriting control logic circuit 18 erasing all blocks, that is, the whole memory mat 11 prior to initial rewriting after all blocks are rewritten, when it is assumed that the number of rewritable times is P and the number of division of the memory mat 11 is N, the large number of rewritable times of degree of P×N is realized by an inexpensive memory mat 11 of the number of rewritable times of degree of P.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2000260188A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2000260188A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2000260188A3</originalsourceid><addsrcrecordid>eNrjZHBw9vcLCfL3UfB1DfHwd1Fw8w9SCHb19QQKu4Q6hwB5vq6-_kGRCo5-LlgleBhY0xJzilN5oTQ3g5Kba4izh25qQX58anFBYnJqXmpJvFeAkYGBgZGZgaGFhaMxUYoAMBcrfQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>CONTROL METHOD FOR SEMICONDUCTOR MEMORY AND SEMICONDUCTOR MEMORY</title><source>esp@cenet</source><creator>ONDA MICHIO</creator><creatorcontrib>ONDA MICHIO</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide a non-volatile semiconductor memory which is inexpensive and of which the number of rewritable times is large. SOLUTION: A semiconductor memory 10 is provided with a flag bit 19 dividing a memory mat 11 of whole capacity R consisting of non-volatile semiconductor memory cells into plural blocks of size M and discriminating whether each block is rewritten or not, a block decoder 20 selecting a block being not yet rewritten as a block to be rewritten in accordance with a setting state of the flag bit 19, and a rewriting control logic circuit 18 erasing all blocks, that is, the whole memory mat 11 prior to initial rewriting after all blocks are rewritten, when it is assumed that the number of rewritable times is P and the number of division of the memory mat 11 is N, the large number of rewritable times of degree of P×N is realized by an inexpensive memory mat 11 of the number of rewritable times of degree of P.</description><edition>7</edition><language>eng</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2000</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20000922&amp;DB=EPODOC&amp;CC=JP&amp;NR=2000260188A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76294</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20000922&amp;DB=EPODOC&amp;CC=JP&amp;NR=2000260188A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ONDA MICHIO</creatorcontrib><title>CONTROL METHOD FOR SEMICONDUCTOR MEMORY AND SEMICONDUCTOR MEMORY</title><description>PROBLEM TO BE SOLVED: To provide a non-volatile semiconductor memory which is inexpensive and of which the number of rewritable times is large. SOLUTION: A semiconductor memory 10 is provided with a flag bit 19 dividing a memory mat 11 of whole capacity R consisting of non-volatile semiconductor memory cells into plural blocks of size M and discriminating whether each block is rewritten or not, a block decoder 20 selecting a block being not yet rewritten as a block to be rewritten in accordance with a setting state of the flag bit 19, and a rewriting control logic circuit 18 erasing all blocks, that is, the whole memory mat 11 prior to initial rewriting after all blocks are rewritten, when it is assumed that the number of rewritable times is P and the number of division of the memory mat 11 is N, the large number of rewritable times of degree of P×N is realized by an inexpensive memory mat 11 of the number of rewritable times of degree of P.</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2000</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHBw9vcLCfL3UfB1DfHwd1Fw8w9SCHb19QQKu4Q6hwB5vq6-_kGRCo5-LlgleBhY0xJzilN5oTQ3g5Kba4izh25qQX58anFBYnJqXmpJvFeAkYGBgZGZgaGFhaMxUYoAMBcrfQ</recordid><startdate>20000922</startdate><enddate>20000922</enddate><creator>ONDA MICHIO</creator><scope>EVB</scope></search><sort><creationdate>20000922</creationdate><title>CONTROL METHOD FOR SEMICONDUCTOR MEMORY AND SEMICONDUCTOR MEMORY</title><author>ONDA MICHIO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2000260188A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2000</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>ONDA MICHIO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ONDA MICHIO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>CONTROL METHOD FOR SEMICONDUCTOR MEMORY AND SEMICONDUCTOR MEMORY</title><date>2000-09-22</date><risdate>2000</risdate><abstract>PROBLEM TO BE SOLVED: To provide a non-volatile semiconductor memory which is inexpensive and of which the number of rewritable times is large. SOLUTION: A semiconductor memory 10 is provided with a flag bit 19 dividing a memory mat 11 of whole capacity R consisting of non-volatile semiconductor memory cells into plural blocks of size M and discriminating whether each block is rewritten or not, a block decoder 20 selecting a block being not yet rewritten as a block to be rewritten in accordance with a setting state of the flag bit 19, and a rewriting control logic circuit 18 erasing all blocks, that is, the whole memory mat 11 prior to initial rewriting after all blocks are rewritten, when it is assumed that the number of rewritable times is P and the number of division of the memory mat 11 is N, the large number of rewritable times of degree of P×N is realized by an inexpensive memory mat 11 of the number of rewritable times of degree of P.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2000260188A
source esp@cenet
subjects INFORMATION STORAGE
PHYSICS
STATIC STORES
title CONTROL METHOD FOR SEMICONDUCTOR MEMORY AND SEMICONDUCTOR MEMORY
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-21T15%3A07%3A42IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ONDA%20MICHIO&rft.date=2000-09-22&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2000260188A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true