INTEGRATED CIRCUIT

PROBLEM TO BE SOLVED: To improve uniformity of density of a conductive layer by providing a tiling of a capacitor array constituted by a plurality of capacitors between a plurality of function blocks on the conductive layer. SOLUTION: A conductive layer 20 includes identical function blocks 12a to 1...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: DAN STOTS, M JASON WELCH, GUY H HUMPHREY, PAUL D NUBAA, C STEPHEN DONDEIRU, STEVEN E CLARK
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To improve uniformity of density of a conductive layer by providing a tiling of a capacitor array constituted by a plurality of capacitors between a plurality of function blocks on the conductive layer. SOLUTION: A conductive layer 20 includes identical function blocks 12a to 12f. In a low-density area such as a space between the function blocks, a capacitor cell array 30 is mounted to improve the uniformity of the conductive layer 20. When the capacitor array 30 is used for filling the space, connection can be made to obtain additional bypass capacitance for reducing switching noise, which is resulted from switching of a complementary MOS inverter, inductance of an IC bond wire, and crosstalk between adjacent signals. Moreover, a tiling of bypass capacitor cells is provided between the function blocks, so that the space is used for additional function.