METHOD USING ELECTRICALLY RECONSTITUTABLE GATE ARRAY LOGIC AND DEVICE CONSTITUTED BY THE SAME
PROBLEM TO BE SOLVED: To temporarily convert software into a constitution of hardware which temporarily and actually operates by installing an interface structure and providing an electrical path transferring signal information between an outer system and a designated function logic element in a dev...
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | BUTTS MICHAEL R BATCHELLER JON A |
| description | PROBLEM TO BE SOLVED: To temporarily convert software into a constitution of hardware which temporarily and actually operates by installing an interface structure and providing an electrical path transferring signal information between an outer system and a designated function logic element in a device, which has the function logic element and which can electrically be reconstituted. SOLUTION: L chips of one set has at least two logic chips and a memory module and a user designation device module in addition. A mutual connection chip which can be constituted is connected to all the L chips, which can mutually be connected with I/O pins. A host interface is connected to a host computer, a constituting system, and all devices which can be used for the input/ output or control of data. The constitution system is connected to the host interface, all the L chips which can be constituted and the mutual connection chip. The realizer hardware operates under the control of the host computer. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2000151387A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2000151387A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2000151387A3</originalsourceid><addsrcrecordid>eNqNyrEKwjAQANAsDqL-w-EupBbR9ZqcSSRtJbkKGaQUiZNoof4_LuLs9JY3F9ea2LYauugaA-RJcXAKvU8QSLVNZMcdY-UJDDIBhoAJfGucAmw0aLo4RfCbpKFKwJYgYk1LMbsPjymvvi7E-kis7CaPrz5P43DLz_zuT-etlLLYFeVhj-Vf6QNRgTLz</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHOD USING ELECTRICALLY RECONSTITUTABLE GATE ARRAY LOGIC AND DEVICE CONSTITUTED BY THE SAME</title><source>esp@cenet</source><creator>BUTTS MICHAEL R ; BATCHELLER JON A</creator><creatorcontrib>BUTTS MICHAEL R ; BATCHELLER JON A</creatorcontrib><description>PROBLEM TO BE SOLVED: To temporarily convert software into a constitution of hardware which temporarily and actually operates by installing an interface structure and providing an electrical path transferring signal information between an outer system and a designated function logic element in a device, which has the function logic element and which can electrically be reconstituted. SOLUTION: L chips of one set has at least two logic chips and a memory module and a user designation device module in addition. A mutual connection chip which can be constituted is connected to all the L chips, which can mutually be connected with I/O pins. A host interface is connected to a host computer, a constituting system, and all devices which can be used for the input/ output or control of data. The constitution system is connected to the host interface, all the L chips which can be constituted and the mutual connection chip. The realizer hardware operates under the control of the host computer.</description><edition>7</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; BASIC ELECTRONIC CIRCUITRY ; CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; MEASURING ; MEASURING ELECTRIC VARIABLES ; MEASURING MAGNETIC VARIABLES ; PHYSICS ; PULSE TECHNIQUE ; SEMICONDUCTOR DEVICES ; TESTING</subject><creationdate>2000</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20000530&DB=EPODOC&CC=JP&NR=2000151387A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20000530&DB=EPODOC&CC=JP&NR=2000151387A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>BUTTS MICHAEL R</creatorcontrib><creatorcontrib>BATCHELLER JON A</creatorcontrib><title>METHOD USING ELECTRICALLY RECONSTITUTABLE GATE ARRAY LOGIC AND DEVICE CONSTITUTED BY THE SAME</title><description>PROBLEM TO BE SOLVED: To temporarily convert software into a constitution of hardware which temporarily and actually operates by installing an interface structure and providing an electrical path transferring signal information between an outer system and a designated function logic element in a device, which has the function logic element and which can electrically be reconstituted. SOLUTION: L chips of one set has at least two logic chips and a memory module and a user designation device module in addition. A mutual connection chip which can be constituted is connected to all the L chips, which can mutually be connected with I/O pins. A host interface is connected to a host computer, a constituting system, and all devices which can be used for the input/ output or control of data. The constitution system is connected to the host interface, all the L chips which can be constituted and the mutual connection chip. The realizer hardware operates under the control of the host computer.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>MEASURING</subject><subject>MEASURING ELECTRIC VARIABLES</subject><subject>MEASURING MAGNETIC VARIABLES</subject><subject>PHYSICS</subject><subject>PULSE TECHNIQUE</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>TESTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2000</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyrEKwjAQANAsDqL-w-EupBbR9ZqcSSRtJbkKGaQUiZNoof4_LuLs9JY3F9ea2LYauugaA-RJcXAKvU8QSLVNZMcdY-UJDDIBhoAJfGucAmw0aLo4RfCbpKFKwJYgYk1LMbsPjymvvi7E-kis7CaPrz5P43DLz_zuT-etlLLYFeVhj-Vf6QNRgTLz</recordid><startdate>20000530</startdate><enddate>20000530</enddate><creator>BUTTS MICHAEL R</creator><creator>BATCHELLER JON A</creator><scope>EVB</scope></search><sort><creationdate>20000530</creationdate><title>METHOD USING ELECTRICALLY RECONSTITUTABLE GATE ARRAY LOGIC AND DEVICE CONSTITUTED BY THE SAME</title><author>BUTTS MICHAEL R ; BATCHELLER JON A</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2000151387A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2000</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>MEASURING</topic><topic>MEASURING ELECTRIC VARIABLES</topic><topic>MEASURING MAGNETIC VARIABLES</topic><topic>PHYSICS</topic><topic>PULSE TECHNIQUE</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>TESTING</topic><toplevel>online_resources</toplevel><creatorcontrib>BUTTS MICHAEL R</creatorcontrib><creatorcontrib>BATCHELLER JON A</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>BUTTS MICHAEL R</au><au>BATCHELLER JON A</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHOD USING ELECTRICALLY RECONSTITUTABLE GATE ARRAY LOGIC AND DEVICE CONSTITUTED BY THE SAME</title><date>2000-05-30</date><risdate>2000</risdate><abstract>PROBLEM TO BE SOLVED: To temporarily convert software into a constitution of hardware which temporarily and actually operates by installing an interface structure and providing an electrical path transferring signal information between an outer system and a designated function logic element in a device, which has the function logic element and which can electrically be reconstituted. SOLUTION: L chips of one set has at least two logic chips and a memory module and a user designation device module in addition. A mutual connection chip which can be constituted is connected to all the L chips, which can mutually be connected with I/O pins. A host interface is connected to a host computer, a constituting system, and all devices which can be used for the input/ output or control of data. The constitution system is connected to the host interface, all the L chips which can be constituted and the mutual connection chip. The realizer hardware operates under the control of the host computer.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_JP2000151387A |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS BASIC ELECTRONIC CIRCUITRY CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY MEASURING MEASURING ELECTRIC VARIABLES MEASURING MAGNETIC VARIABLES PHYSICS PULSE TECHNIQUE SEMICONDUCTOR DEVICES TESTING |
| title | METHOD USING ELECTRICALLY RECONSTITUTABLE GATE ARRAY LOGIC AND DEVICE CONSTITUTED BY THE SAME |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-27T02%3A26%3A33IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=BUTTS%20MICHAEL%20R&rft.date=2000-05-30&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2000151387A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |