INTER-PROCESSOR COMMUNICATION CONTROLLER

INTER-PROCESSOR COMMUNICATION CONTROLLER

PROBLEM TO BE SOLVED: To facilitate the change of a system constitution and also to make significantly improvable the flexibility of an inter-processor communication controller by providing a buffer which receives the inter-processor communication requests and stores them and a communication destina...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: HIRAOKA TOSHIYA
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator HIRAOKA TOSHIYA
description PROBLEM TO BE SOLVED: To facilitate the change of a system constitution and also to make significantly improvable the flexibility of an inter-processor communication controller by providing a buffer which receives the inter-processor communication requests and stores them and a communication destination port number generation circuit which generates the communication destination port numbers based on each communication destination device number. SOLUTION: The inter-processor communication controller 40 receives the inter-processor communication requests from a crossbar switch 20 and stores these requests in a buffer 50 in the receiving order of them. A buffer control circuit 60 reads an inter-processor communication requests out of the buffer 50. The communication destination device type and number included in the read communication request are sent to a communication destination port number generation circuit 70 where a communication destination port number is generated. This port number is added to the inter-processor communication request and sent to the switch 20. Thus, it is possible to deal with the change of the positions or the number of processors just by changing the contents of a port number rereading register.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2000132527A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2000132527A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2000132527A3</originalsourceid><addsrcrecordid>eNrjZNDw9AtxDdINCPJ3dg0O9g9ScPb39Q3183R2DPH09wPy_EKC_H18XIN4GFjTEnOKU3mhNDeDkptriLOHbmpBfnxqcUFicmpeakm8V4CRgYGBobGRqZG5ozFRigCF4CT4</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>INTER-PROCESSOR COMMUNICATION CONTROLLER</title><source>esp@cenet</source><creator>HIRAOKA TOSHIYA</creator><creatorcontrib>HIRAOKA TOSHIYA</creatorcontrib><description>PROBLEM TO BE SOLVED: To facilitate the change of a system constitution and also to make significantly improvable the flexibility of an inter-processor communication controller by providing a buffer which receives the inter-processor communication requests and stores them and a communication destination port number generation circuit which generates the communication destination port numbers based on each communication destination device number. SOLUTION: The inter-processor communication controller 40 receives the inter-processor communication requests from a crossbar switch 20 and stores these requests in a buffer 50 in the receiving order of them. A buffer control circuit 60 reads an inter-processor communication requests out of the buffer 50. The communication destination device type and number included in the read communication request are sent to a communication destination port number generation circuit 70 where a communication destination port number is generated. This port number is added to the inter-processor communication request and sent to the switch 20. Thus, it is possible to deal with the change of the positions or the number of processors just by changing the contents of a port number rereading register.</description><edition>7</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2000</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20000512&amp;DB=EPODOC&amp;CC=JP&amp;NR=2000132527A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20000512&amp;DB=EPODOC&amp;CC=JP&amp;NR=2000132527A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HIRAOKA TOSHIYA</creatorcontrib><title>INTER-PROCESSOR COMMUNICATION CONTROLLER</title><description>PROBLEM TO BE SOLVED: To facilitate the change of a system constitution and also to make significantly improvable the flexibility of an inter-processor communication controller by providing a buffer which receives the inter-processor communication requests and stores them and a communication destination port number generation circuit which generates the communication destination port numbers based on each communication destination device number. SOLUTION: The inter-processor communication controller 40 receives the inter-processor communication requests from a crossbar switch 20 and stores these requests in a buffer 50 in the receiving order of them. A buffer control circuit 60 reads an inter-processor communication requests out of the buffer 50. The communication destination device type and number included in the read communication request are sent to a communication destination port number generation circuit 70 where a communication destination port number is generated. This port number is added to the inter-processor communication request and sent to the switch 20. Thus, it is possible to deal with the change of the positions or the number of processors just by changing the contents of a port number rereading register.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2000</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNDw9AtxDdINCPJ3dg0O9g9ScPb39Q3183R2DPH09wPy_EKC_H18XIN4GFjTEnOKU3mhNDeDkptriLOHbmpBfnxqcUFicmpeakm8V4CRgYGBobGRqZG5ozFRigCF4CT4</recordid><startdate>20000512</startdate><enddate>20000512</enddate><creator>HIRAOKA TOSHIYA</creator><scope>EVB</scope></search><sort><creationdate>20000512</creationdate><title>INTER-PROCESSOR COMMUNICATION CONTROLLER</title><author>HIRAOKA TOSHIYA</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2000132527A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2000</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>HIRAOKA TOSHIYA</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HIRAOKA TOSHIYA</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>INTER-PROCESSOR COMMUNICATION CONTROLLER</title><date>2000-05-12</date><risdate>2000</risdate><abstract>PROBLEM TO BE SOLVED: To facilitate the change of a system constitution and also to make significantly improvable the flexibility of an inter-processor communication controller by providing a buffer which receives the inter-processor communication requests and stores them and a communication destination port number generation circuit which generates the communication destination port numbers based on each communication destination device number. SOLUTION: The inter-processor communication controller 40 receives the inter-processor communication requests from a crossbar switch 20 and stores these requests in a buffer 50 in the receiving order of them. A buffer control circuit 60 reads an inter-processor communication requests out of the buffer 50. The communication destination device type and number included in the read communication request are sent to a communication destination port number generation circuit 70 where a communication destination port number is generated. This port number is added to the inter-processor communication request and sent to the switch 20. Thus, it is possible to deal with the change of the positions or the number of processors just by changing the contents of a port number rereading register.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2000132527A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title INTER-PROCESSOR COMMUNICATION CONTROLLER
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-27T03%3A10%3A06IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HIRAOKA%20TOSHIYA&rft.date=2000-05-12&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2000132527A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true