DIGITAL PROCESSING DEVICE

A digital processing system P, configured as a regular tree with n+1 levels S0, S1, S2 . . . Sn and degree k, provided in the form of a circuit Pn on the level Sn and forms the root node of the tree, an underlying level Sn-q, q=1,2, . . . n-1, in the circuit P provided nested in the Kcircuits Pn-q+1...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	BORGE SVINGEN, GEIRR. I. LEISTAD, AME HALAAS
Format:	Patent
Sprache:	chi ; eng
Schlagworte:	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	BORGE SVINGEN GEIRR. I. LEISTAD AME HALAAS
description	A digital processing system P, configured as a regular tree with n+1 levels S0, S1, S2 . . . Sn and degree k, provided in the form of a circuit Pn on the level Sn and forms the root node of the tree, an underlying level Sn-q, q=1,2, . . . n-1, in the circuit P provided nested in the Kcircuits Pn-q+1 on the overlying level Sn-q+1, each circuit Pn-q+1 on this level including k circuits Pn-q. A q=n defined zeroth level in the circuit Pn includes from K+1 to K circuits P0 which form kernel processors in the processing device P and on the level S0 and constitute the leaf nodes of the tree, the kernel processor P0 being provided nested in each of the circuits p1 on the level S1. Each of the circuits P1, P2, . . . Pn, includes a logic unit E which generally is connected with circuits P0, P1, . . . Pn-1. Each of the circuits P0, P1, . . . Pn has additionally identical interfaces I, such that IP0-IP1- . . . IPn.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_HK1042570B</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>HK1042570B</sourcerecordid><originalsourceid>FETCH-epo_espacenet_HK1042570B3</originalsourceid><addsrcrecordid>eNrjZJB08XT3DHH0UQgI8nd2DQ729HNXcHEN83R25WFgTUvMKU7lhdLcDPJuriHOHrqpBfnxqcUFicmpeakl8R7ehgYmRqbmBk7GhFUAAJSjHxM</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>DIGITAL PROCESSING DEVICE</title><source>esp@cenet</source><creator>BORGE SVINGEN ; GEIRR. I. LEISTAD ; AME HALAAS</creator><creatorcontrib>BORGE SVINGEN ; GEIRR. I. LEISTAD ; AME HALAAS</creatorcontrib><description>A digital processing system P, configured as a regular tree with n+1 levels S0, S1, S2 . . . Sn and degree k, provided in the form of a circuit Pn on the level Sn and forms the root node of the tree, an underlying level Sn-q, q=1,2, . . . n-1, in the circuit P provided nested in the K<q-1 >circuits Pn-q+1 on the overlying level Sn-q+1, each circuit Pn-q+1 on this level including k circuits Pn-q. A q=n defined zeroth level in the circuit Pn includes from K+1 to K circuits P0 which form kernel processors in the processing device P and on the level S0 and constitute the leaf nodes of the tree, the kernel processor P0 being provided nested in each of the circuits p1 on the level S1. Each of the circuits P1, P2, . . . Pn, includes a logic unit E which generally is connected with circuits P0, P1, . . . Pn-1. Each of the circuits P0, P1, . . . Pn has additionally identical interfaces I, such that IP0-IP1- . . . IPn.</description><language>chi ; eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2004</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20040507&DB=EPODOC&CC=HK&NR=1042570B$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20040507&DB=EPODOC&CC=HK&NR=1042570B$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>BORGE SVINGEN</creatorcontrib><creatorcontrib>GEIRR. I. LEISTAD</creatorcontrib><creatorcontrib>AME HALAAS</creatorcontrib><title>DIGITAL PROCESSING DEVICE</title><description>A digital processing system P, configured as a regular tree with n+1 levels S0, S1, S2 . . . Sn and degree k, provided in the form of a circuit Pn on the level Sn and forms the root node of the tree, an underlying level Sn-q, q=1,2, . . . n-1, in the circuit P provided nested in the K<q-1 >circuits Pn-q+1 on the overlying level Sn-q+1, each circuit Pn-q+1 on this level including k circuits Pn-q. A q=n defined zeroth level in the circuit Pn includes from K+1 to K circuits P0 which form kernel processors in the processing device P and on the level S0 and constitute the leaf nodes of the tree, the kernel processor P0 being provided nested in each of the circuits p1 on the level S1. Each of the circuits P1, P2, . . . Pn, includes a logic unit E which generally is connected with circuits P0, P1, . . . Pn-1. Each of the circuits P0, P1, . . . Pn has additionally identical interfaces I, such that IP0-IP1- . . . IPn.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2004</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJB08XT3DHH0UQgI8nd2DQ729HNXcHEN83R25WFgTUvMKU7lhdLcDPJuriHOHrqpBfnxqcUFicmpeakl8R7ehgYmRqbmBk7GhFUAAJSjHxM</recordid><startdate>20040507</startdate><enddate>20040507</enddate><creator>BORGE SVINGEN</creator><creator>GEIRR. I. LEISTAD</creator><creator>AME HALAAS</creator><scope>EVB</scope></search><sort><creationdate>20040507</creationdate><title>DIGITAL PROCESSING DEVICE</title><author>BORGE SVINGEN ; GEIRR. I. LEISTAD ; AME HALAAS</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_HK1042570B3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2004</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>BORGE SVINGEN</creatorcontrib><creatorcontrib>GEIRR. I. LEISTAD</creatorcontrib><creatorcontrib>AME HALAAS</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>BORGE SVINGEN</au><au>GEIRR. I. LEISTAD</au><au>AME HALAAS</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>DIGITAL PROCESSING DEVICE</title><date>2004-05-07</date><risdate>2004</risdate><abstract>A digital processing system P, configured as a regular tree with n+1 levels S0, S1, S2 . . . Sn and degree k, provided in the form of a circuit Pn on the level Sn and forms the root node of the tree, an underlying level Sn-q, q=1,2, . . . n-1, in the circuit P provided nested in the K<q-1 >circuits Pn-q+1 on the overlying level Sn-q+1, each circuit Pn-q+1 on this level including k circuits Pn-q. A q=n defined zeroth level in the circuit Pn includes from K+1 to K circuits P0 which form kernel processors in the processing device P and on the level S0 and constitute the leaf nodes of the tree, the kernel processor P0 being provided nested in each of the circuits p1 on the level S1. Each of the circuits P1, P2, . . . Pn, includes a logic unit E which generally is connected with circuits P0, P1, . . . Pn-1. Each of the circuits P0, P1, . . . Pn has additionally identical interfaces I, such that IP0-IP1- . . . IPn.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	chi ; eng
recordid	cdi_epo_espacenet_HK1042570B
source	esp@cenet
subjects	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
title	DIGITAL PROCESSING DEVICE
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-04T16%3A53%3A27IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=BORGE%20SVINGEN&rft.date=2004-05-07&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EHK1042570B%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true