Graphics processors
A graphics processor (2) comprises a programmable execution unit (65) (e.g. shader core) executing programs to perform graphics processing operations. The graphics processor further comprises a machine learning (ML) processing circuit (neural processing accelerator, NPA 78) performing processing ope...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Daren Croxford Sharjeel Saeed Isidoros Sideris |
description | A graphics processor (2) comprises a programmable execution unit (65) (e.g. shader core) executing programs to perform graphics processing operations. The graphics processor further comprises a machine learning (ML) processing circuit (neural processing accelerator, NPA 78) performing processing operations for ML processing tasks. The ML processing circuit (which may include multiply-and-accumulate circuits, MAC) is in communication with the programmable execution unit internally in the graphics processor. The graphics processor is thus configured such that ML processing tasks can be performed by the programmable execution unit, the ML processing circuit, or a combination of both. The processor further comprises storage that is available for storing data for ML processing tasks and that is accessible to both the programmable execution unit and the ML processing circuit. The different units can message each other to control the delegation of processing tasks. The processor may have an external memory interface including a cache system that is shared between the programmable execution unit and the ML processing circuit. The ML processing circuit may have dedicated local storage for storing a neural network (NN) to be executed. The ML circuit may comprise a queue or cache (e.g. translation lookaside buffer) for buffering ML processing task requests. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_GB2630192A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>GB2630192A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_GB2630192A3</originalsourceid><addsrcrecordid>eNrjZBB2L0osyMhMLlYoKMpPTi0uzi8q5mFgTUvMKU7lhdLcDPJuriHOHrqpBfnxqcUFicmpeakl8e5ORmbGBoaWRo7GhFUAALxBH7g</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Graphics processors</title><source>esp@cenet</source><creator>Daren Croxford ; Sharjeel Saeed ; Isidoros Sideris</creator><creatorcontrib>Daren Croxford ; Sharjeel Saeed ; Isidoros Sideris</creatorcontrib><description>A graphics processor (2) comprises a programmable execution unit (65) (e.g. shader core) executing programs to perform graphics processing operations. The graphics processor further comprises a machine learning (ML) processing circuit (neural processing accelerator, NPA 78) performing processing operations for ML processing tasks. The ML processing circuit (which may include multiply-and-accumulate circuits, MAC) is in communication with the programmable execution unit internally in the graphics processor. The graphics processor is thus configured such that ML processing tasks can be performed by the programmable execution unit, the ML processing circuit, or a combination of both. The processor further comprises storage that is available for storing data for ML processing tasks and that is accessible to both the programmable execution unit and the ML processing circuit. The different units can message each other to control the delegation of processing tasks. The processor may have an external memory interface including a cache system that is shared between the programmable execution unit and the ML processing circuit. The ML processing circuit may have dedicated local storage for storing a neural network (NN) to be executed. The ML circuit may comprise a queue or cache (e.g. translation lookaside buffer) for buffering ML processing task requests.</description><language>eng</language><subject>CALCULATING ; COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS ; COMPUTING ; COUNTING ; IMAGE DATA PROCESSING OR GENERATION, IN GENERAL ; PHYSICS</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20241120&DB=EPODOC&CC=GB&NR=2630192A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20241120&DB=EPODOC&CC=GB&NR=2630192A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Daren Croxford</creatorcontrib><creatorcontrib>Sharjeel Saeed</creatorcontrib><creatorcontrib>Isidoros Sideris</creatorcontrib><title>Graphics processors</title><description>A graphics processor (2) comprises a programmable execution unit (65) (e.g. shader core) executing programs to perform graphics processing operations. The graphics processor further comprises a machine learning (ML) processing circuit (neural processing accelerator, NPA 78) performing processing operations for ML processing tasks. The ML processing circuit (which may include multiply-and-accumulate circuits, MAC) is in communication with the programmable execution unit internally in the graphics processor. The graphics processor is thus configured such that ML processing tasks can be performed by the programmable execution unit, the ML processing circuit, or a combination of both. The processor further comprises storage that is available for storing data for ML processing tasks and that is accessible to both the programmable execution unit and the ML processing circuit. The different units can message each other to control the delegation of processing tasks. The processor may have an external memory interface including a cache system that is shared between the programmable execution unit and the ML processing circuit. The ML processing circuit may have dedicated local storage for storing a neural network (NN) to be executed. The ML circuit may comprise a queue or cache (e.g. translation lookaside buffer) for buffering ML processing task requests.</description><subject>CALCULATING</subject><subject>COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>IMAGE DATA PROCESSING OR GENERATION, IN GENERAL</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBB2L0osyMhMLlYoKMpPTi0uzi8q5mFgTUvMKU7lhdLcDPJuriHOHrqpBfnxqcUFicmpeakl8e5ORmbGBoaWRo7GhFUAALxBH7g</recordid><startdate>20241120</startdate><enddate>20241120</enddate><creator>Daren Croxford</creator><creator>Sharjeel Saeed</creator><creator>Isidoros Sideris</creator><scope>EVB</scope></search><sort><creationdate>20241120</creationdate><title>Graphics processors</title><author>Daren Croxford ; Sharjeel Saeed ; Isidoros Sideris</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_GB2630192A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>CALCULATING</topic><topic>COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>IMAGE DATA PROCESSING OR GENERATION, IN GENERAL</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Daren Croxford</creatorcontrib><creatorcontrib>Sharjeel Saeed</creatorcontrib><creatorcontrib>Isidoros Sideris</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Daren Croxford</au><au>Sharjeel Saeed</au><au>Isidoros Sideris</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Graphics processors</title><date>2024-11-20</date><risdate>2024</risdate><abstract>A graphics processor (2) comprises a programmable execution unit (65) (e.g. shader core) executing programs to perform graphics processing operations. The graphics processor further comprises a machine learning (ML) processing circuit (neural processing accelerator, NPA 78) performing processing operations for ML processing tasks. The ML processing circuit (which may include multiply-and-accumulate circuits, MAC) is in communication with the programmable execution unit internally in the graphics processor. The graphics processor is thus configured such that ML processing tasks can be performed by the programmable execution unit, the ML processing circuit, or a combination of both. The processor further comprises storage that is available for storing data for ML processing tasks and that is accessible to both the programmable execution unit and the ML processing circuit. The different units can message each other to control the delegation of processing tasks. The processor may have an external memory interface including a cache system that is shared between the programmable execution unit and the ML processing circuit. The ML processing circuit may have dedicated local storage for storing a neural network (NN) to be executed. The ML circuit may comprise a queue or cache (e.g. translation lookaside buffer) for buffering ML processing task requests.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_GB2630192A |
source | esp@cenet |
subjects | CALCULATING COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS COMPUTING COUNTING IMAGE DATA PROCESSING OR GENERATION, IN GENERAL PHYSICS |
title | Graphics processors |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-26T20%3A01%3A30IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Daren%20Croxford&rft.date=2024-11-20&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EGB2630192A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |