Display device and display panel

A display panel comprises: a substrate SUB including a display area (DA, Figure 1A), an optical area OA allowing light to be transmitted through the substrate, and a normal area (NA, Figure 1A) located outside of the optical area; a first driving transistor DT1; a planarization layer PLN; a first an...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KwanSoo Kim, YuHo Jung, SeokHyun Kim, JongWoo Park, Seonha Yu
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KwanSoo Kim
YuHo Jung
SeokHyun Kim
JongWoo Park
Seonha Yu
description A display panel comprises: a substrate SUB including a display area (DA, Figure 1A), an optical area OA allowing light to be transmitted through the substrate, and a normal area (NA, Figure 1A) located outside of the optical area; a first driving transistor DT1; a planarization layer PLN; a first anode electrode AE1 disposed in the optical area; a bank BK having a light emitting opening; a first emission layer EL disposed in the optical area; a cathode electrode CE disposed in common in the optical area and the normal area, the cathode electrode comprising a plurality of cathode holes CH in the optical area; and a plurality of patterning layers MPL each disposed in a respective cathode hole, the patterning layer comprising a non-metal material. A plurality of bank transmission openings (BTO, Figure 15) and planarization layer transmission openings (PTO, Figure 16) may be disposed in the optical area. A display device comprising the display panel may have one or more optical electronic devices located under the substrate overlapping the optical area. The structure improves the transmittance of the optical area overlapping the optical electronic devices, such as a camera or sensor, located under the display area.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_GB2627051A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>GB2627051A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_GB2627051A3</originalsourceid><addsrcrecordid>eNrjZFBwySwuyEmsVEhJLctMTlVIzEtRSIEKFSTmpebwMLCmJeYUp_JCaW4GeTfXEGcP3dSC_PjU4oLE5NS81JJ4dycjMyNzA1NDR2PCKgCsniQg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Display device and display panel</title><source>esp@cenet</source><creator>KwanSoo Kim ; YuHo Jung ; SeokHyun Kim ; JongWoo Park ; Seonha Yu</creator><creatorcontrib>KwanSoo Kim ; YuHo Jung ; SeokHyun Kim ; JongWoo Park ; Seonha Yu</creatorcontrib><description>A display panel comprises: a substrate SUB including a display area (DA, Figure 1A), an optical area OA allowing light to be transmitted through the substrate, and a normal area (NA, Figure 1A) located outside of the optical area; a first driving transistor DT1; a planarization layer PLN; a first anode electrode AE1 disposed in the optical area; a bank BK having a light emitting opening; a first emission layer EL disposed in the optical area; a cathode electrode CE disposed in common in the optical area and the normal area, the cathode electrode comprising a plurality of cathode holes CH in the optical area; and a plurality of patterning layers MPL each disposed in a respective cathode hole, the patterning layer comprising a non-metal material. A plurality of bank transmission openings (BTO, Figure 15) and planarization layer transmission openings (PTO, Figure 16) may be disposed in the optical area. A display device comprising the display panel may have one or more optical electronic devices located under the substrate overlapping the optical area. The structure improves the transmittance of the optical area overlapping the optical electronic devices, such as a camera or sensor, located under the display area.</description><language>eng</language><subject>ELECTRICITY</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240814&amp;DB=EPODOC&amp;CC=GB&amp;NR=2627051A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240814&amp;DB=EPODOC&amp;CC=GB&amp;NR=2627051A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KwanSoo Kim</creatorcontrib><creatorcontrib>YuHo Jung</creatorcontrib><creatorcontrib>SeokHyun Kim</creatorcontrib><creatorcontrib>JongWoo Park</creatorcontrib><creatorcontrib>Seonha Yu</creatorcontrib><title>Display device and display panel</title><description>A display panel comprises: a substrate SUB including a display area (DA, Figure 1A), an optical area OA allowing light to be transmitted through the substrate, and a normal area (NA, Figure 1A) located outside of the optical area; a first driving transistor DT1; a planarization layer PLN; a first anode electrode AE1 disposed in the optical area; a bank BK having a light emitting opening; a first emission layer EL disposed in the optical area; a cathode electrode CE disposed in common in the optical area and the normal area, the cathode electrode comprising a plurality of cathode holes CH in the optical area; and a plurality of patterning layers MPL each disposed in a respective cathode hole, the patterning layer comprising a non-metal material. A plurality of bank transmission openings (BTO, Figure 15) and planarization layer transmission openings (PTO, Figure 16) may be disposed in the optical area. A display device comprising the display panel may have one or more optical electronic devices located under the substrate overlapping the optical area. The structure improves the transmittance of the optical area overlapping the optical electronic devices, such as a camera or sensor, located under the display area.</description><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFBwySwuyEmsVEhJLctMTlVIzEtRSIEKFSTmpebwMLCmJeYUp_JCaW4GeTfXEGcP3dSC_PjU4oLE5NS81JJ4dycjMyNzA1NDR2PCKgCsniQg</recordid><startdate>20240814</startdate><enddate>20240814</enddate><creator>KwanSoo Kim</creator><creator>YuHo Jung</creator><creator>SeokHyun Kim</creator><creator>JongWoo Park</creator><creator>Seonha Yu</creator><scope>EVB</scope></search><sort><creationdate>20240814</creationdate><title>Display device and display panel</title><author>KwanSoo Kim ; YuHo Jung ; SeokHyun Kim ; JongWoo Park ; Seonha Yu</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_GB2627051A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>KwanSoo Kim</creatorcontrib><creatorcontrib>YuHo Jung</creatorcontrib><creatorcontrib>SeokHyun Kim</creatorcontrib><creatorcontrib>JongWoo Park</creatorcontrib><creatorcontrib>Seonha Yu</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KwanSoo Kim</au><au>YuHo Jung</au><au>SeokHyun Kim</au><au>JongWoo Park</au><au>Seonha Yu</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Display device and display panel</title><date>2024-08-14</date><risdate>2024</risdate><abstract>A display panel comprises: a substrate SUB including a display area (DA, Figure 1A), an optical area OA allowing light to be transmitted through the substrate, and a normal area (NA, Figure 1A) located outside of the optical area; a first driving transistor DT1; a planarization layer PLN; a first anode electrode AE1 disposed in the optical area; a bank BK having a light emitting opening; a first emission layer EL disposed in the optical area; a cathode electrode CE disposed in common in the optical area and the normal area, the cathode electrode comprising a plurality of cathode holes CH in the optical area; and a plurality of patterning layers MPL each disposed in a respective cathode hole, the patterning layer comprising a non-metal material. A plurality of bank transmission openings (BTO, Figure 15) and planarization layer transmission openings (PTO, Figure 16) may be disposed in the optical area. A display device comprising the display panel may have one or more optical electronic devices located under the substrate overlapping the optical area. The structure improves the transmittance of the optical area overlapping the optical electronic devices, such as a camera or sensor, located under the display area.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_GB2627051A
source esp@cenet
subjects ELECTRICITY
title Display device and display panel
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-05T00%3A40%3A36IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KwanSoo%20Kim&rft.date=2024-08-14&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EGB2627051A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true