Graphics processors

A graphics processor (2) comprises a programmable execution unit (65) (e.g. shader core) executing programs to perform graphics processing operations. The graphics processor further comprises a machine learning processing circuit (neural processing accelerator, NPA 78) performing processing operatio...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	Daren Croxford, Sharjeel Saeed, Isidoros Sideris
Format:	Patent
Sprache:	eng
Schlagworte:	CALCULATING COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS COMPUTING COUNTING IMAGE DATA PROCESSING OR GENERATION, IN GENERAL PHYSICS
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	Daren Croxford Sharjeel Saeed Isidoros Sideris
description	A graphics processor (2) comprises a programmable execution unit (65) (e.g. shader core) executing programs to perform graphics processing operations. The graphics processor further comprises a machine learning processing circuit (neural processing accelerator, NPA 78) performing processing operations for machine learning processing tasks. The machine learning processing circuit (which may include multiply-and-accumulate circuits, MAC) is in communication with the programmable execution unit internally in the graphics processor. The graphics processor is thus configured such that machine learning processing tasks can be performed by the programmable execution unit, the machine learning processing circuit, or a combination of both. The different units can message each other to control the delegation of processing tasks.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_GB2621198A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>GB2621198A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_GB2621198A3</originalsourceid><addsrcrecordid>eNrjZBB2L0osyMhMLlYoKMpPTi0uzi8q5mFgTUvMKU7lhdLcDPJuriHOHrqpBfnxqcUFicmpeakl8e5ORmZGhoaWFo7GhFUAAL0vH8Q</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Graphics processors</title><source>esp@cenet</source><creator>Daren Croxford ; Sharjeel Saeed ; Isidoros Sideris</creator><creatorcontrib>Daren Croxford ; Sharjeel Saeed ; Isidoros Sideris</creatorcontrib><description>A graphics processor (2) comprises a programmable execution unit (65) (e.g. shader core) executing programs to perform graphics processing operations. The graphics processor further comprises a machine learning processing circuit (neural processing accelerator, NPA 78) performing processing operations for machine learning processing tasks. The machine learning processing circuit (which may include multiply-and-accumulate circuits, MAC) is in communication with the programmable execution unit internally in the graphics processor. The graphics processor is thus configured such that machine learning processing tasks can be performed by the programmable execution unit, the machine learning processing circuit, or a combination of both. The different units can message each other to control the delegation of processing tasks.</description><language>eng</language><subject>CALCULATING ; COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS ; COMPUTING ; COUNTING ; IMAGE DATA PROCESSING OR GENERATION, IN GENERAL ; PHYSICS</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240207&DB=EPODOC&CC=GB&NR=2621198A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240207&DB=EPODOC&CC=GB&NR=2621198A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Daren Croxford</creatorcontrib><creatorcontrib>Sharjeel Saeed</creatorcontrib><creatorcontrib>Isidoros Sideris</creatorcontrib><title>Graphics processors</title><description>A graphics processor (2) comprises a programmable execution unit (65) (e.g. shader core) executing programs to perform graphics processing operations. The graphics processor further comprises a machine learning processing circuit (neural processing accelerator, NPA 78) performing processing operations for machine learning processing tasks. The machine learning processing circuit (which may include multiply-and-accumulate circuits, MAC) is in communication with the programmable execution unit internally in the graphics processor. The graphics processor is thus configured such that machine learning processing tasks can be performed by the programmable execution unit, the machine learning processing circuit, or a combination of both. The different units can message each other to control the delegation of processing tasks.</description><subject>CALCULATING</subject><subject>COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>IMAGE DATA PROCESSING OR GENERATION, IN GENERAL</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBB2L0osyMhMLlYoKMpPTi0uzi8q5mFgTUvMKU7lhdLcDPJuriHOHrqpBfnxqcUFicmpeakl8e5ORmZGhoaWFo7GhFUAAL0vH8Q</recordid><startdate>20240207</startdate><enddate>20240207</enddate><creator>Daren Croxford</creator><creator>Sharjeel Saeed</creator><creator>Isidoros Sideris</creator><scope>EVB</scope></search><sort><creationdate>20240207</creationdate><title>Graphics processors</title><author>Daren Croxford ; Sharjeel Saeed ; Isidoros Sideris</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_GB2621198A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>CALCULATING</topic><topic>COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>IMAGE DATA PROCESSING OR GENERATION, IN GENERAL</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Daren Croxford</creatorcontrib><creatorcontrib>Sharjeel Saeed</creatorcontrib><creatorcontrib>Isidoros Sideris</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Daren Croxford</au><au>Sharjeel Saeed</au><au>Isidoros Sideris</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Graphics processors</title><date>2024-02-07</date><risdate>2024</risdate><abstract>A graphics processor (2) comprises a programmable execution unit (65) (e.g. shader core) executing programs to perform graphics processing operations. The graphics processor further comprises a machine learning processing circuit (neural processing accelerator, NPA 78) performing processing operations for machine learning processing tasks. The machine learning processing circuit (which may include multiply-and-accumulate circuits, MAC) is in communication with the programmable execution unit internally in the graphics processor. The graphics processor is thus configured such that machine learning processing tasks can be performed by the programmable execution unit, the machine learning processing circuit, or a combination of both. The different units can message each other to control the delegation of processing tasks.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_GB2621198A
source	esp@cenet
subjects	CALCULATING COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS COMPUTING COUNTING IMAGE DATA PROCESSING OR GENERATION, IN GENERAL PHYSICS
title	Graphics processors
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-05T18%3A08%3A07IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Daren%20Croxford&rft.date=2024-02-07&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EGB2621198A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true