Interface for multiple processors

Apparatuses, systems, and techniques to interface with an accelerator. In at least one embodiment, an application provides workloads to a logical device, and the logical device distributes the workloads across a plurality of accelerators.

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Lopamudra Kundu, Elena Agostini
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Lopamudra Kundu
Elena Agostini
description Apparatuses, systems, and techniques to interface with an accelerator. In at least one embodiment, an application provides workloads to a logical device, and the logical device distributes the workloads across a plurality of accelerators.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_GB2619692B</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>GB2619692B</sourcerecordid><originalsourceid>FETCH-epo_espacenet_GB2619692B3</originalsourceid><addsrcrecordid>eNrjZFD0zCtJLUpLTE5VSMsvUsgtzSnJLMhJVSgoyk9OLS7OLyrmYWBNS8wpTuWF0twM8m6uIc4euqkF-fGpxQVArXmpJfHuTkZmhpZmlkZOxoRVAAATBiUz</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Interface for multiple processors</title><source>esp@cenet</source><creator>Lopamudra Kundu ; Elena Agostini</creator><creatorcontrib>Lopamudra Kundu ; Elena Agostini</creatorcontrib><description>Apparatuses, systems, and techniques to interface with an accelerator. In at least one embodiment, an application provides workloads to a logical device, and the logical device distributes the workloads across a plurality of accelerators.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20241016&amp;DB=EPODOC&amp;CC=GB&amp;NR=2619692B$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20241016&amp;DB=EPODOC&amp;CC=GB&amp;NR=2619692B$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Lopamudra Kundu</creatorcontrib><creatorcontrib>Elena Agostini</creatorcontrib><title>Interface for multiple processors</title><description>Apparatuses, systems, and techniques to interface with an accelerator. In at least one embodiment, an application provides workloads to a logical device, and the logical device distributes the workloads across a plurality of accelerators.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFD0zCtJLUpLTE5VSMsvUsgtzSnJLMhJVSgoyk9OLS7OLyrmYWBNS8wpTuWF0twM8m6uIc4euqkF-fGpxQVArXmpJfHuTkZmhpZmlkZOxoRVAAATBiUz</recordid><startdate>20241016</startdate><enddate>20241016</enddate><creator>Lopamudra Kundu</creator><creator>Elena Agostini</creator><scope>EVB</scope></search><sort><creationdate>20241016</creationdate><title>Interface for multiple processors</title><author>Lopamudra Kundu ; Elena Agostini</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_GB2619692B3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Lopamudra Kundu</creatorcontrib><creatorcontrib>Elena Agostini</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Lopamudra Kundu</au><au>Elena Agostini</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Interface for multiple processors</title><date>2024-10-16</date><risdate>2024</risdate><abstract>Apparatuses, systems, and techniques to interface with an accelerator. In at least one embodiment, an application provides workloads to a logical device, and the logical device distributes the workloads across a plurality of accelerators.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_GB2619692B
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Interface for multiple processors
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-18T09%3A48%3A01IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Lopamudra%20Kundu&rft.date=2024-10-16&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EGB2619692B%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true