Coprocessor-accelerated verifiable computing
A verifiable computing system is presented. A worker computing device of the verifiable computing system receives aprimary program and a verification logic that are generated based on a target function. The worker computing device includes a main processor and a coprocessor. The main processor is co...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Schreiben Sie den ersten Kommentar!