Waveguide mirror and method of fabricating a waveguide mirror

A mirror is fabricated by providing a silicon-on-insulator substrate, the substrate comprising: a silicon support layer 103; a buried oxide (BOX) layer 102 on top of the silicon support layer; and a silicon device layer 101 on top of the BOX layer. A via (see figure 4b) which extends to the BOX laye...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Evie Kho, Amit Singh Nagra, Damiana Lerose, Henri Nykänen, Sanna Leena Mäkelä, John Paul Drake
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Evie Kho
Amit Singh Nagra
Damiana Lerose
Henri Nykänen
Sanna Leena Mäkelä
John Paul Drake
description A mirror is fabricated by providing a silicon-on-insulator substrate, the substrate comprising: a silicon support layer 103; a buried oxide (BOX) layer 102 on top of the silicon support layer; and a silicon device layer 101 on top of the BOX layer. A via (see figure 4b) which extends to the BOX layer is created in the silicon device layer. A portion of the BOX layer is etched starting at the via and extending laterally away from the via in a first direction to create a channel between the silicon device layer and silicon support layer. An anisotropic etch creates a cavity 105 underneath an overhanging portion of the silicon device layer. The overhanging portion defines a planar underside surface 106 for vertically coupling light into and out of the silicon device layer. A metal coating is applied to the underside surface. Alternatively a mirror may be made by creating a V-groove within the silicon device layer (see figures 6-8). A protective nitride layer (114, figure 4f) is also used to protect the box layer when producing a mirror with only one planar underside (106, figure 4o).
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_GB2572426A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>GB2572426A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_GB2572426A3</originalsourceid><addsrcrecordid>eNrjZLANTyxLTS_NTElVyM0sKsovUkjMS1HITS3JyE9RyE9TSEtMKspMTizJzEtXSFQoR1PMw8CalphTnMoLpbkZ5N1cQ5w9dFML8uNTiwsSk1PzUkvi3Z2MTM2NTIzMHI0JqwAAXkovRA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Waveguide mirror and method of fabricating a waveguide mirror</title><source>esp@cenet</source><creator>Evie Kho ; Amit Singh Nagra ; Damiana Lerose ; Henri Nykänen ; Sanna Leena Mäkelä ; John Paul Drake</creator><creatorcontrib>Evie Kho ; Amit Singh Nagra ; Damiana Lerose ; Henri Nykänen ; Sanna Leena Mäkelä ; John Paul Drake</creatorcontrib><description>A mirror is fabricated by providing a silicon-on-insulator substrate, the substrate comprising: a silicon support layer 103; a buried oxide (BOX) layer 102 on top of the silicon support layer; and a silicon device layer 101 on top of the BOX layer. A via (see figure 4b) which extends to the BOX layer is created in the silicon device layer. A portion of the BOX layer is etched starting at the via and extending laterally away from the via in a first direction to create a channel between the silicon device layer and silicon support layer. An anisotropic etch creates a cavity 105 underneath an overhanging portion of the silicon device layer. The overhanging portion defines a planar underside surface 106 for vertically coupling light into and out of the silicon device layer. A metal coating is applied to the underside surface. Alternatively a mirror may be made by creating a V-groove within the silicon device layer (see figures 6-8). A protective nitride layer (114, figure 4f) is also used to protect the box layer when producing a mirror with only one planar underside (106, figure 4o).</description><language>eng</language><subject>OPTICAL ELEMENTS, SYSTEMS, OR APPARATUS ; OPTICS ; PHYSICS</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20191002&amp;DB=EPODOC&amp;CC=GB&amp;NR=2572426A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,778,883,25547,76298</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20191002&amp;DB=EPODOC&amp;CC=GB&amp;NR=2572426A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Evie Kho</creatorcontrib><creatorcontrib>Amit Singh Nagra</creatorcontrib><creatorcontrib>Damiana Lerose</creatorcontrib><creatorcontrib>Henri Nykänen</creatorcontrib><creatorcontrib>Sanna Leena Mäkelä</creatorcontrib><creatorcontrib>John Paul Drake</creatorcontrib><title>Waveguide mirror and method of fabricating a waveguide mirror</title><description>A mirror is fabricated by providing a silicon-on-insulator substrate, the substrate comprising: a silicon support layer 103; a buried oxide (BOX) layer 102 on top of the silicon support layer; and a silicon device layer 101 on top of the BOX layer. A via (see figure 4b) which extends to the BOX layer is created in the silicon device layer. A portion of the BOX layer is etched starting at the via and extending laterally away from the via in a first direction to create a channel between the silicon device layer and silicon support layer. An anisotropic etch creates a cavity 105 underneath an overhanging portion of the silicon device layer. The overhanging portion defines a planar underside surface 106 for vertically coupling light into and out of the silicon device layer. A metal coating is applied to the underside surface. Alternatively a mirror may be made by creating a V-groove within the silicon device layer (see figures 6-8). A protective nitride layer (114, figure 4f) is also used to protect the box layer when producing a mirror with only one planar underside (106, figure 4o).</description><subject>OPTICAL ELEMENTS, SYSTEMS, OR APPARATUS</subject><subject>OPTICS</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLANTyxLTS_NTElVyM0sKsovUkjMS1HITS3JyE9RyE9TSEtMKspMTizJzEtXSFQoR1PMw8CalphTnMoLpbkZ5N1cQ5w9dFML8uNTiwsSk1PzUkvi3Z2MTM2NTIzMHI0JqwAAXkovRA</recordid><startdate>20191002</startdate><enddate>20191002</enddate><creator>Evie Kho</creator><creator>Amit Singh Nagra</creator><creator>Damiana Lerose</creator><creator>Henri Nykänen</creator><creator>Sanna Leena Mäkelä</creator><creator>John Paul Drake</creator><scope>EVB</scope></search><sort><creationdate>20191002</creationdate><title>Waveguide mirror and method of fabricating a waveguide mirror</title><author>Evie Kho ; Amit Singh Nagra ; Damiana Lerose ; Henri Nykänen ; Sanna Leena Mäkelä ; John Paul Drake</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_GB2572426A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2019</creationdate><topic>OPTICAL ELEMENTS, SYSTEMS, OR APPARATUS</topic><topic>OPTICS</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Evie Kho</creatorcontrib><creatorcontrib>Amit Singh Nagra</creatorcontrib><creatorcontrib>Damiana Lerose</creatorcontrib><creatorcontrib>Henri Nykänen</creatorcontrib><creatorcontrib>Sanna Leena Mäkelä</creatorcontrib><creatorcontrib>John Paul Drake</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Evie Kho</au><au>Amit Singh Nagra</au><au>Damiana Lerose</au><au>Henri Nykänen</au><au>Sanna Leena Mäkelä</au><au>John Paul Drake</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Waveguide mirror and method of fabricating a waveguide mirror</title><date>2019-10-02</date><risdate>2019</risdate><abstract>A mirror is fabricated by providing a silicon-on-insulator substrate, the substrate comprising: a silicon support layer 103; a buried oxide (BOX) layer 102 on top of the silicon support layer; and a silicon device layer 101 on top of the BOX layer. A via (see figure 4b) which extends to the BOX layer is created in the silicon device layer. A portion of the BOX layer is etched starting at the via and extending laterally away from the via in a first direction to create a channel between the silicon device layer and silicon support layer. An anisotropic etch creates a cavity 105 underneath an overhanging portion of the silicon device layer. The overhanging portion defines a planar underside surface 106 for vertically coupling light into and out of the silicon device layer. A metal coating is applied to the underside surface. Alternatively a mirror may be made by creating a V-groove within the silicon device layer (see figures 6-8). A protective nitride layer (114, figure 4f) is also used to protect the box layer when producing a mirror with only one planar underside (106, figure 4o).</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_GB2572426A
source esp@cenet
subjects OPTICAL ELEMENTS, SYSTEMS, OR APPARATUS
OPTICS
PHYSICS
title Waveguide mirror and method of fabricating a waveguide mirror
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-16T17%3A18%3A00IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Evie%20Kho&rft.date=2019-10-02&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EGB2572426A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true