Data transfer between clock domains following clock transition in destination domain
An input signal (data_a, fig. 1) is received from a first clock domain 2 and stored. The signal is transferred to a second clock 4 domain following a transition in the clock signal of that domain; preferably a positive transition. First and second clocks of the respective domains may be unsynchronis...
Gespeichert in:
Hauptverfasser: | , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | ARNE WANVIK VENA¥S PER CARSTEN SKOGLUND MARKUS BAKKA HJERTO ASMUND HOLEN ASGHAR HAVASHKI |
description | An input signal (data_a, fig. 1) is received from a first clock domain 2 and stored. The signal is transferred to a second clock 4 domain following a transition in the clock signal of that domain; preferably a positive transition. First and second clocks of the respective domains may be unsynchronised. The signal input may comprise one or more flip-flops (6, 7, fig. 1) preferably with the input signal fed to their set (S) inputs. The flip-flops may be clocked by the clock signal ck of the second domain. The second clock domain may be activated by an external source 18, preferably by detection that an input signal has been received at the signal input. Transfer of the input signal to the second domain may be blocked, e.g. if either domain is in an unknown state. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_GB2503472A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>GB2503472A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_GB2503472A3</originalsourceid><addsrcrecordid>eNqFi00KwkAMRmfjQtQzmAsI0iqutf4doPsSpxkJTpPSBHp9oXbv6uM93rcM9RUdwQcUSzTAi3wkEohZ4wda7ZDFIGnOOrK8Zz_l7KwCLNCSOQtO-HuswyJhNtrMuwrb-62unjvqtSHrMZKQN49LcdyXh1NxLv8XX_KkOG4</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Data transfer between clock domains following clock transition in destination domain</title><source>esp@cenet</source><creator>ARNE WANVIK VENA¥S ; PER CARSTEN SKOGLUND ; MARKUS BAKKA HJERTO ; ASMUND HOLEN ; ASGHAR HAVASHKI</creator><creatorcontrib>ARNE WANVIK VENA¥S ; PER CARSTEN SKOGLUND ; MARKUS BAKKA HJERTO ; ASMUND HOLEN ; ASGHAR HAVASHKI</creatorcontrib><description>An input signal (data_a, fig. 1) is received from a first clock domain 2 and stored. The signal is transferred to a second clock 4 domain following a transition in the clock signal of that domain; preferably a positive transition. First and second clocks of the respective domains may be unsynchronised. The signal input may comprise one or more flip-flops (6, 7, fig. 1) preferably with the input signal fed to their set (S) inputs. The flip-flops may be clocked by the clock signal ck of the second domain. The second clock domain may be activated by an external source 18, preferably by detection that an input signal has been received at the signal input. Transfer of the input signal to the second domain may be blocked, e.g. if either domain is in an unknown state.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2014</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20140101&DB=EPODOC&CC=GB&NR=2503472A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20140101&DB=EPODOC&CC=GB&NR=2503472A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ARNE WANVIK VENA¥S</creatorcontrib><creatorcontrib>PER CARSTEN SKOGLUND</creatorcontrib><creatorcontrib>MARKUS BAKKA HJERTO</creatorcontrib><creatorcontrib>ASMUND HOLEN</creatorcontrib><creatorcontrib>ASGHAR HAVASHKI</creatorcontrib><title>Data transfer between clock domains following clock transition in destination domain</title><description>An input signal (data_a, fig. 1) is received from a first clock domain 2 and stored. The signal is transferred to a second clock 4 domain following a transition in the clock signal of that domain; preferably a positive transition. First and second clocks of the respective domains may be unsynchronised. The signal input may comprise one or more flip-flops (6, 7, fig. 1) preferably with the input signal fed to their set (S) inputs. The flip-flops may be clocked by the clock signal ck of the second domain. The second clock domain may be activated by an external source 18, preferably by detection that an input signal has been received at the signal input. Transfer of the input signal to the second domain may be blocked, e.g. if either domain is in an unknown state.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2014</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqFi00KwkAMRmfjQtQzmAsI0iqutf4doPsSpxkJTpPSBHp9oXbv6uM93rcM9RUdwQcUSzTAi3wkEohZ4wda7ZDFIGnOOrK8Zz_l7KwCLNCSOQtO-HuswyJhNtrMuwrb-62unjvqtSHrMZKQN49LcdyXh1NxLv8XX_KkOG4</recordid><startdate>20140101</startdate><enddate>20140101</enddate><creator>ARNE WANVIK VENA¥S</creator><creator>PER CARSTEN SKOGLUND</creator><creator>MARKUS BAKKA HJERTO</creator><creator>ASMUND HOLEN</creator><creator>ASGHAR HAVASHKI</creator><scope>EVB</scope></search><sort><creationdate>20140101</creationdate><title>Data transfer between clock domains following clock transition in destination domain</title><author>ARNE WANVIK VENA¥S ; PER CARSTEN SKOGLUND ; MARKUS BAKKA HJERTO ; ASMUND HOLEN ; ASGHAR HAVASHKI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_GB2503472A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2014</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>ARNE WANVIK VENA¥S</creatorcontrib><creatorcontrib>PER CARSTEN SKOGLUND</creatorcontrib><creatorcontrib>MARKUS BAKKA HJERTO</creatorcontrib><creatorcontrib>ASMUND HOLEN</creatorcontrib><creatorcontrib>ASGHAR HAVASHKI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ARNE WANVIK VENA¥S</au><au>PER CARSTEN SKOGLUND</au><au>MARKUS BAKKA HJERTO</au><au>ASMUND HOLEN</au><au>ASGHAR HAVASHKI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Data transfer between clock domains following clock transition in destination domain</title><date>2014-01-01</date><risdate>2014</risdate><abstract>An input signal (data_a, fig. 1) is received from a first clock domain 2 and stored. The signal is transferred to a second clock 4 domain following a transition in the clock signal of that domain; preferably a positive transition. First and second clocks of the respective domains may be unsynchronised. The signal input may comprise one or more flip-flops (6, 7, fig. 1) preferably with the input signal fed to their set (S) inputs. The flip-flops may be clocked by the clock signal ck of the second domain. The second clock domain may be activated by an external source 18, preferably by detection that an input signal has been received at the signal input. Transfer of the input signal to the second domain may be blocked, e.g. if either domain is in an unknown state.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_GB2503472A |
source | esp@cenet |
subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
title | Data transfer between clock domains following clock transition in destination domain |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-12T01%3A52%3A18IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ARNE%20WANVIK%20VENA%C2%A5S&rft.date=2014-01-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EGB2503472A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |