Processor surrogate for use in multiprocessor systems and multiprocessor system using same

Processor surrogate for use in multiprocessor systems and multiprocessor system using same

A processor surrogate ( 320/520 ) is adapted for use in a processing node (S 1 ) of a multiprocessor data processing system ( 300/500 ) having a plurality of processing nodes (P 0 , S 1 ) coupled together and to a plurality of input/output devices ( 330, 340, 350/530, 540, 550, 560 ) using correspon...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: BRENT KELLEY, WILLIAM C BRANTLEY
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator BRENT KELLEY
WILLIAM C BRANTLEY
description A processor surrogate ( 320/520 ) is adapted for use in a processing node (S 1 ) of a multiprocessor data processing system ( 300/500 ) having a plurality of processing nodes (P 0 , S 1 ) coupled together and to a plurality of input/output devices ( 330, 340, 350/530, 540, 550, 560 ) using corresponding communication links. The processor surrogate ( 320/520 ) includes a first port ( 372, 374/620, 622 ) comprising a first set of integrated circuit terminals adapted to be coupled to a first external communication link ( 370/590 ) for coupling (P 0 ) of the plurality of processing nodes ( 310, 320/510, 520 ), a second port ( 382, 384/630, 632 ) comprising a second set of integrated circuit terminals adapted to be coupled to a second external communication link ( 380/592 ) for coupling to one ( 350/550 ) of the plurality of input/output devices ( 330, 340, 350/530, 540, 550, 560 ), and an interconnection circuit ( 390, 392/608, 612, 614 ) coupled between the first port ( 372, 374/620, 622 ) and the second port ( 382, 384/630, 632 ).
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_GB2423170B</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>GB2423170B</sourcerecordid><originalsourceid>FETCH-epo_espacenet_GB2423170B3</originalsourceid><addsrcrecordid>eNrjZIgKKMpPTi0uzi9SKC4tKspPTyxJVUgD8kqLUxUy8xRyS3NKMgsQaiqLS1JzixUS81KwSwH1ZealKxQn5qbyMLCmJeYUp_JCaW4GeTfXEGcP3dSC_PjU4oLE5NS81JJ4dycjEyNjQ3MDJ2PCKgD5zTuO</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Processor surrogate for use in multiprocessor systems and multiprocessor system using same</title><source>esp@cenet</source><creator>BRENT KELLEY ; WILLIAM C BRANTLEY</creator><creatorcontrib>BRENT KELLEY ; WILLIAM C BRANTLEY</creatorcontrib><description>A processor surrogate ( 320/520 ) is adapted for use in a processing node (S 1 ) of a multiprocessor data processing system ( 300/500 ) having a plurality of processing nodes (P 0 , S 1 ) coupled together and to a plurality of input/output devices ( 330, 340, 350/530, 540, 550, 560 ) using corresponding communication links. The processor surrogate ( 320/520 ) includes a first port ( 372, 374/620, 622 ) comprising a first set of integrated circuit terminals adapted to be coupled to a first external communication link ( 370/590 ) for coupling (P 0 ) of the plurality of processing nodes ( 310, 320/510, 520 ), a second port ( 382, 384/630, 632 ) comprising a second set of integrated circuit terminals adapted to be coupled to a second external communication link ( 380/592 ) for coupling to one ( 350/550 ) of the plurality of input/output devices ( 330, 340, 350/530, 540, 550, 560 ), and an interconnection circuit ( 390, 392/608, 612, 614 ) coupled between the first port ( 372, 374/620, 622 ) and the second port ( 382, 384/630, 632 ).</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2007</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20070606&amp;DB=EPODOC&amp;CC=GB&amp;NR=2423170B$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20070606&amp;DB=EPODOC&amp;CC=GB&amp;NR=2423170B$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>BRENT KELLEY</creatorcontrib><creatorcontrib>WILLIAM C BRANTLEY</creatorcontrib><title>Processor surrogate for use in multiprocessor systems and multiprocessor system using same</title><description>A processor surrogate ( 320/520 ) is adapted for use in a processing node (S 1 ) of a multiprocessor data processing system ( 300/500 ) having a plurality of processing nodes (P 0 , S 1 ) coupled together and to a plurality of input/output devices ( 330, 340, 350/530, 540, 550, 560 ) using corresponding communication links. The processor surrogate ( 320/520 ) includes a first port ( 372, 374/620, 622 ) comprising a first set of integrated circuit terminals adapted to be coupled to a first external communication link ( 370/590 ) for coupling (P 0 ) of the plurality of processing nodes ( 310, 320/510, 520 ), a second port ( 382, 384/630, 632 ) comprising a second set of integrated circuit terminals adapted to be coupled to a second external communication link ( 380/592 ) for coupling to one ( 350/550 ) of the plurality of input/output devices ( 330, 340, 350/530, 540, 550, 560 ), and an interconnection circuit ( 390, 392/608, 612, 614 ) coupled between the first port ( 372, 374/620, 622 ) and the second port ( 382, 384/630, 632 ).</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2007</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZIgKKMpPTi0uzi9SKC4tKspPTyxJVUgD8kqLUxUy8xRyS3NKMgsQaiqLS1JzixUS81KwSwH1ZealKxQn5qbyMLCmJeYUp_JCaW4GeTfXEGcP3dSC_PjU4oLE5NS81JJ4dycjEyNjQ3MDJ2PCKgD5zTuO</recordid><startdate>20070606</startdate><enddate>20070606</enddate><creator>BRENT KELLEY</creator><creator>WILLIAM C BRANTLEY</creator><scope>EVB</scope></search><sort><creationdate>20070606</creationdate><title>Processor surrogate for use in multiprocessor systems and multiprocessor system using same</title><author>BRENT KELLEY ; WILLIAM C BRANTLEY</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_GB2423170B3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2007</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>BRENT KELLEY</creatorcontrib><creatorcontrib>WILLIAM C BRANTLEY</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>BRENT KELLEY</au><au>WILLIAM C BRANTLEY</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Processor surrogate for use in multiprocessor systems and multiprocessor system using same</title><date>2007-06-06</date><risdate>2007</risdate><abstract>A processor surrogate ( 320/520 ) is adapted for use in a processing node (S 1 ) of a multiprocessor data processing system ( 300/500 ) having a plurality of processing nodes (P 0 , S 1 ) coupled together and to a plurality of input/output devices ( 330, 340, 350/530, 540, 550, 560 ) using corresponding communication links. The processor surrogate ( 320/520 ) includes a first port ( 372, 374/620, 622 ) comprising a first set of integrated circuit terminals adapted to be coupled to a first external communication link ( 370/590 ) for coupling (P 0 ) of the plurality of processing nodes ( 310, 320/510, 520 ), a second port ( 382, 384/630, 632 ) comprising a second set of integrated circuit terminals adapted to be coupled to a second external communication link ( 380/592 ) for coupling to one ( 350/550 ) of the plurality of input/output devices ( 330, 340, 350/530, 540, 550, 560 ), and an interconnection circuit ( 390, 392/608, 612, 614 ) coupled between the first port ( 372, 374/620, 622 ) and the second port ( 382, 384/630, 632 ).</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_GB2423170B
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Processor surrogate for use in multiprocessor systems and multiprocessor system using same
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-11T11%3A14%3A51IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=BRENT%20KELLEY&rft.date=2007-06-06&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EGB2423170B%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true