microprocessor design system
A processor, suitable for embedded applications, is disclosed comprising a processor core 110 and peripheral devices. One of these devices is a memory management unit 111 allowing the designer of an application specific integrated circuit (ASIC) embodying the processor to tailor the interface 203 an...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | TIMOTHY JAMES RAMSDALE ALISTAIR GUY MORFEY RICHARD PENRY WILLIAMS |
| description | A processor, suitable for embedded applications, is disclosed comprising a processor core 110 and peripheral devices. One of these devices is a memory management unit 111 allowing the designer of an application specific integrated circuit (ASIC) embodying the processor to tailor the interface 203 and 205 between the processor and memory devices 113 and 114 according to the intended memory configuration of the processor. Also disclosed is a computer-aided (CAD) method of designing such a processor, allowing a user to specify at descriptor level a Harvard or von Neuman memory interface between the processor and memory devices. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_GB2382889A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>GB2382889A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_GB2382889A3</originalsourceid><addsrcrecordid>eNrjZJDJzUwuyi8oyk9OLS7OL1JISS3OTM9TKK4sLknN5WFgTUvMKU7lhdLcDPJuriHOHrqpBfnxqcUFicmpeakl8e5ORsYWRhYWlo7GhFUAAFe6I5g</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>microprocessor design system</title><source>esp@cenet</source><creator>TIMOTHY JAMES RAMSDALE ; ALISTAIR GUY MORFEY ; RICHARD PENRY WILLIAMS</creator><creatorcontrib>TIMOTHY JAMES RAMSDALE ; ALISTAIR GUY MORFEY ; RICHARD PENRY WILLIAMS</creatorcontrib><description>A processor, suitable for embedded applications, is disclosed comprising a processor core 110 and peripheral devices. One of these devices is a memory management unit 111 allowing the designer of an application specific integrated circuit (ASIC) embodying the processor to tailor the interface 203 and 205 between the processor and memory devices 113 and 114 according to the intended memory configuration of the processor. Also disclosed is a computer-aided (CAD) method of designing such a processor, allowing a user to specify at descriptor level a Harvard or von Neuman memory interface between the processor and memory devices.</description><edition>7</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2003</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20030611&DB=EPODOC&CC=GB&NR=2382889A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20030611&DB=EPODOC&CC=GB&NR=2382889A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>TIMOTHY JAMES RAMSDALE</creatorcontrib><creatorcontrib>ALISTAIR GUY MORFEY</creatorcontrib><creatorcontrib>RICHARD PENRY WILLIAMS</creatorcontrib><title>microprocessor design system</title><description>A processor, suitable for embedded applications, is disclosed comprising a processor core 110 and peripheral devices. One of these devices is a memory management unit 111 allowing the designer of an application specific integrated circuit (ASIC) embodying the processor to tailor the interface 203 and 205 between the processor and memory devices 113 and 114 according to the intended memory configuration of the processor. Also disclosed is a computer-aided (CAD) method of designing such a processor, allowing a user to specify at descriptor level a Harvard or von Neuman memory interface between the processor and memory devices.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2003</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJDJzUwuyi8oyk9OLS7OL1JISS3OTM9TKK4sLknN5WFgTUvMKU7lhdLcDPJuriHOHrqpBfnxqcUFicmpeakl8e5ORsYWRhYWlo7GhFUAAFe6I5g</recordid><startdate>20030611</startdate><enddate>20030611</enddate><creator>TIMOTHY JAMES RAMSDALE</creator><creator>ALISTAIR GUY MORFEY</creator><creator>RICHARD PENRY WILLIAMS</creator><scope>EVB</scope></search><sort><creationdate>20030611</creationdate><title>microprocessor design system</title><author>TIMOTHY JAMES RAMSDALE ; ALISTAIR GUY MORFEY ; RICHARD PENRY WILLIAMS</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_GB2382889A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2003</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>TIMOTHY JAMES RAMSDALE</creatorcontrib><creatorcontrib>ALISTAIR GUY MORFEY</creatorcontrib><creatorcontrib>RICHARD PENRY WILLIAMS</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>TIMOTHY JAMES RAMSDALE</au><au>ALISTAIR GUY MORFEY</au><au>RICHARD PENRY WILLIAMS</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>microprocessor design system</title><date>2003-06-11</date><risdate>2003</risdate><abstract>A processor, suitable for embedded applications, is disclosed comprising a processor core 110 and peripheral devices. One of these devices is a memory management unit 111 allowing the designer of an application specific integrated circuit (ASIC) embodying the processor to tailor the interface 203 and 205 between the processor and memory devices 113 and 114 according to the intended memory configuration of the processor. Also disclosed is a computer-aided (CAD) method of designing such a processor, allowing a user to specify at descriptor level a Harvard or von Neuman memory interface between the processor and memory devices.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_GB2382889A |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | microprocessor design system |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-28T03%3A40%3A35IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=TIMOTHY%20JAMES%20RAMSDALE&rft.date=2003-06-11&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EGB2382889A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |