Trigger circuit
A monostable trigger circuit comprises transistors (TR2 and TR3) arranged with their collectors and bases interconnected. The collector of the transistor TR2 is connected to the base of transistor TR3 via a capacitor (C2), the main current path of a grounded base transistor (TR1) and resistive means...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | GRAHAM DAVID JAMES TURNER MARK DUNCAN CHAPLAIN PHILIP RONALD VERITY |
| description | A monostable trigger circuit comprises transistors (TR2 and TR3) arranged with their collectors and bases interconnected. The collector of the transistor TR2 is connected to the base of transistor TR3 via a capacitor (C2), the main current path of a grounded base transistor (TR1) and resistive means (R2, R3). The collector of transistor TR3 is connected to the base of transistor TR2 via resistive means R6, R7). In the stable state all the transistors are OFF, the capacitor C2 is charged, and the output (13) is LOW. A positive pulse input to the base of TR2 switches it ON, which in turn lowers the voltage at points A and B and so switches TR1 ON so that C2 can discharge via R2 R3, which in turn switches TR3 ON making the output (13) high. Thus all three transistors are latched ON. When C2 has discharged sufficiently TR1 switches OFF, followed by TR3 (making the output 13 low again) and TR2. The components C1 C3 and R4 serve to reduce noise, and the diode D1 is optional. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_GB2136648A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>GB2136648A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_GB2136648A3</originalsourceid><addsrcrecordid>eNrjZOAPKcpMT08tUkjOLEouzSzhYWBNS8wpTuWF0twM8m6uIc4euqkF-fGpxQWJyal5qSXx7k5GhsZmZiYWjsaEVQAADZ4eBQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Trigger circuit</title><source>esp@cenet</source><creator>GRAHAM DAVID JAMES TURNER ; MARK DUNCAN CHAPLAIN ; PHILIP RONALD VERITY</creator><creatorcontrib>GRAHAM DAVID JAMES TURNER ; MARK DUNCAN CHAPLAIN ; PHILIP RONALD VERITY</creatorcontrib><description>A monostable trigger circuit comprises transistors (TR2 and TR3) arranged with their collectors and bases interconnected. The collector of the transistor TR2 is connected to the base of transistor TR3 via a capacitor (C2), the main current path of a grounded base transistor (TR1) and resistive means (R2, R3). The collector of transistor TR3 is connected to the base of transistor TR2 via resistive means R6, R7). In the stable state all the transistors are OFF, the capacitor C2 is charged, and the output (13) is LOW. A positive pulse input to the base of TR2 switches it ON, which in turn lowers the voltage at points A and B and so switches TR1 ON so that C2 can discharge via R2 R3, which in turn switches TR3 ON making the output (13) high. Thus all three transistors are latched ON. When C2 has discharged sufficiently TR1 switches OFF, followed by TR3 (making the output 13 low again) and TR2. The components C1 C3 and R4 serve to reduce noise, and the diode D1 is optional.</description><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER ; ELECTRICITY ; EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS ; GENERATION ; PULSE TECHNIQUE</subject><creationdate>1984</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19840919&DB=EPODOC&CC=GB&NR=2136648A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19840919&DB=EPODOC&CC=GB&NR=2136648A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>GRAHAM DAVID JAMES TURNER</creatorcontrib><creatorcontrib>MARK DUNCAN CHAPLAIN</creatorcontrib><creatorcontrib>PHILIP RONALD VERITY</creatorcontrib><title>Trigger circuit</title><description>A monostable trigger circuit comprises transistors (TR2 and TR3) arranged with their collectors and bases interconnected. The collector of the transistor TR2 is connected to the base of transistor TR3 via a capacitor (C2), the main current path of a grounded base transistor (TR1) and resistive means (R2, R3). The collector of transistor TR3 is connected to the base of transistor TR2 via resistive means R6, R7). In the stable state all the transistors are OFF, the capacitor C2 is charged, and the output (13) is LOW. A positive pulse input to the base of TR2 switches it ON, which in turn lowers the voltage at points A and B and so switches TR1 ON so that C2 can discharge via R2 R3, which in turn switches TR3 ON making the output (13) high. Thus all three transistors are latched ON. When C2 has discharged sufficiently TR1 switches OFF, followed by TR3 (making the output 13 low again) and TR2. The components C1 C3 and R4 serve to reduce noise, and the diode D1 is optional.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CONVERSION OR DISTRIBUTION OF ELECTRIC POWER</subject><subject>ELECTRICITY</subject><subject>EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS</subject><subject>GENERATION</subject><subject>PULSE TECHNIQUE</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1984</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZOAPKcpMT08tUkjOLEouzSzhYWBNS8wpTuWF0twM8m6uIc4euqkF-fGpxQWJyal5qSXx7k5GhsZmZiYWjsaEVQAADZ4eBQ</recordid><startdate>19840919</startdate><enddate>19840919</enddate><creator>GRAHAM DAVID JAMES TURNER</creator><creator>MARK DUNCAN CHAPLAIN</creator><creator>PHILIP RONALD VERITY</creator><scope>EVB</scope></search><sort><creationdate>19840919</creationdate><title>Trigger circuit</title><author>GRAHAM DAVID JAMES TURNER ; MARK DUNCAN CHAPLAIN ; PHILIP RONALD VERITY</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_GB2136648A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1984</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CONVERSION OR DISTRIBUTION OF ELECTRIC POWER</topic><topic>ELECTRICITY</topic><topic>EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS</topic><topic>GENERATION</topic><topic>PULSE TECHNIQUE</topic><toplevel>online_resources</toplevel><creatorcontrib>GRAHAM DAVID JAMES TURNER</creatorcontrib><creatorcontrib>MARK DUNCAN CHAPLAIN</creatorcontrib><creatorcontrib>PHILIP RONALD VERITY</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>GRAHAM DAVID JAMES TURNER</au><au>MARK DUNCAN CHAPLAIN</au><au>PHILIP RONALD VERITY</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Trigger circuit</title><date>1984-09-19</date><risdate>1984</risdate><abstract>A monostable trigger circuit comprises transistors (TR2 and TR3) arranged with their collectors and bases interconnected. The collector of the transistor TR2 is connected to the base of transistor TR3 via a capacitor (C2), the main current path of a grounded base transistor (TR1) and resistive means (R2, R3). The collector of transistor TR3 is connected to the base of transistor TR2 via resistive means R6, R7). In the stable state all the transistors are OFF, the capacitor C2 is charged, and the output (13) is LOW. A positive pulse input to the base of TR2 switches it ON, which in turn lowers the voltage at points A and B and so switches TR1 ON so that C2 can discharge via R2 R3, which in turn switches TR3 ON making the output (13) high. Thus all three transistors are latched ON. When C2 has discharged sufficiently TR1 switches OFF, followed by TR3 (making the output 13 low again) and TR2. The components C1 C3 and R4 serve to reduce noise, and the diode D1 is optional.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_GB2136648A |
| source | esp@cenet |
| subjects | BASIC ELECTRONIC CIRCUITRY CONVERSION OR DISTRIBUTION OF ELECTRIC POWER ELECTRICITY EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS GENERATION PULSE TECHNIQUE |
| title | Trigger circuit |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-10T02%3A22%3A26IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=GRAHAM%20DAVID%20JAMES%20TURNER&rft.date=1984-09-19&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EGB2136648A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |