Improvements relating to direct voltage transistor trigger circuits

1,035,478. Transistor switching circuits- ASSOCIATED ELECTRICAL INDUSTRIES Ltd. Sept. 2, 1964 [Sept. 3, 1963], No. 34828/63. Heading H3T. A circuit for monitoring a D.C. signal comprises a first transistor to which the D.C. signal is applied together with a square wave so that the transistor is cond...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: EADE ROBERT FRANCIS
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator EADE ROBERT FRANCIS
description 1,035,478. Transistor switching circuits- ASSOCIATED ELECTRICAL INDUSTRIES Ltd. Sept. 2, 1964 [Sept. 3, 1963], No. 34828/63. Heading H3T. A circuit for monitoring a D.C. signal comprises a first transistor to which the D.C. signal is applied together with a square wave so that the transistor is conductive when the combined signal on its base is above a predetermined level and non-conductive when the combined signal is below another predetermined level, and two other transistors forming, with the first transistor, a bi-stable arrangement to accelerate switching of the first transistor between its two states. In Fig. 1 the signal to be monitored is applied between it1 and it2 to the base of Tr1, and the square wave is applied via Tr4 and a limit-setting resistor R5. Initially Tr1 is non-conducting and Tr2 and Tr3 are conducting, but if the combined signal becomes sufficiently positive it causes Trl to conduct and cut off the other two by bi-stable action across the common emitter resistor R1. If the combined signal then becomes sufficiently negative Tr1 will be cut off and the other two will conduct. The voltage levels at which switching occurs are set by R5 and R10. If the input D.C. is too high or too low, so that the combined signal never comes between these two levels, no output will be obtained at ot; the same will occur if there is a failure in the trigger circuit or the supply thereto. The A.C. signal at ot can be detected by passing it to an amplifier, transformer and rectifier bridge to which a relay is connected (Fig. 3, not shown). The voltage at it3 can be sinusoidal if it is squared before reaching the base of Tr1.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_GB1035478A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>GB1035478A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_GB1035478A3</originalsourceid><addsrcrecordid>eNqFyjsOwjAQRVE3FCiwBmYDSKCAoIUofHr6yDIPayTHtmaGrB8Keqp7ijt33X2sUiaMyKYkSN44R7JCTxYEo6kk8xFk4rOyWpEvOUYIBZbwZtOFm718Uix_bdzq0j-62xq1DNDqAzJsuJ63m3a_OxxP7f_jAysEMpA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Improvements relating to direct voltage transistor trigger circuits</title><source>esp@cenet</source><creator>EADE ROBERT FRANCIS</creator><creatorcontrib>EADE ROBERT FRANCIS</creatorcontrib><description>1,035,478. Transistor switching circuits- ASSOCIATED ELECTRICAL INDUSTRIES Ltd. Sept. 2, 1964 [Sept. 3, 1963], No. 34828/63. Heading H3T. A circuit for monitoring a D.C. signal comprises a first transistor to which the D.C. signal is applied together with a square wave so that the transistor is conductive when the combined signal on its base is above a predetermined level and non-conductive when the combined signal is below another predetermined level, and two other transistors forming, with the first transistor, a bi-stable arrangement to accelerate switching of the first transistor between its two states. In Fig. 1 the signal to be monitored is applied between it1 and it2 to the base of Tr1, and the square wave is applied via Tr4 and a limit-setting resistor R5. Initially Tr1 is non-conducting and Tr2 and Tr3 are conducting, but if the combined signal becomes sufficiently positive it causes Trl to conduct and cut off the other two by bi-stable action across the common emitter resistor R1. If the combined signal then becomes sufficiently negative Tr1 will be cut off and the other two will conduct. The voltage levels at which switching occurs are set by R5 and R10. If the input D.C. is too high or too low, so that the combined signal never comes between these two levels, no output will be obtained at ot; the same will occur if there is a failure in the trigger circuit or the supply thereto. The A.C. signal at ot can be detected by passing it to an amplifier, transformer and rectifier bridge to which a relay is connected (Fig. 3, not shown). The voltage at it3 can be sinusoidal if it is squared before reaching the base of Tr1.</description><language>eng</language><subject>ALARM SYSTEMS ; BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY ; ORDER TELEGRAPHS ; PHYSICS ; PULSE TECHNIQUE ; SIGNALLING ; SIGNALLING OR CALLING SYSTEMS</subject><creationdate>1966</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19660706&amp;DB=EPODOC&amp;CC=GB&amp;NR=1035478A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19660706&amp;DB=EPODOC&amp;CC=GB&amp;NR=1035478A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>EADE ROBERT FRANCIS</creatorcontrib><title>Improvements relating to direct voltage transistor trigger circuits</title><description>1,035,478. Transistor switching circuits- ASSOCIATED ELECTRICAL INDUSTRIES Ltd. Sept. 2, 1964 [Sept. 3, 1963], No. 34828/63. Heading H3T. A circuit for monitoring a D.C. signal comprises a first transistor to which the D.C. signal is applied together with a square wave so that the transistor is conductive when the combined signal on its base is above a predetermined level and non-conductive when the combined signal is below another predetermined level, and two other transistors forming, with the first transistor, a bi-stable arrangement to accelerate switching of the first transistor between its two states. In Fig. 1 the signal to be monitored is applied between it1 and it2 to the base of Tr1, and the square wave is applied via Tr4 and a limit-setting resistor R5. Initially Tr1 is non-conducting and Tr2 and Tr3 are conducting, but if the combined signal becomes sufficiently positive it causes Trl to conduct and cut off the other two by bi-stable action across the common emitter resistor R1. If the combined signal then becomes sufficiently negative Tr1 will be cut off and the other two will conduct. The voltage levels at which switching occurs are set by R5 and R10. If the input D.C. is too high or too low, so that the combined signal never comes between these two levels, no output will be obtained at ot; the same will occur if there is a failure in the trigger circuit or the supply thereto. The A.C. signal at ot can be detected by passing it to an amplifier, transformer and rectifier bridge to which a relay is connected (Fig. 3, not shown). The voltage at it3 can be sinusoidal if it is squared before reaching the base of Tr1.</description><subject>ALARM SYSTEMS</subject><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><subject>ORDER TELEGRAPHS</subject><subject>PHYSICS</subject><subject>PULSE TECHNIQUE</subject><subject>SIGNALLING</subject><subject>SIGNALLING OR CALLING SYSTEMS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1966</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqFyjsOwjAQRVE3FCiwBmYDSKCAoIUofHr6yDIPayTHtmaGrB8Keqp7ijt33X2sUiaMyKYkSN44R7JCTxYEo6kk8xFk4rOyWpEvOUYIBZbwZtOFm718Uix_bdzq0j-62xq1DNDqAzJsuJ63m3a_OxxP7f_jAysEMpA</recordid><startdate>19660706</startdate><enddate>19660706</enddate><creator>EADE ROBERT FRANCIS</creator><scope>EVB</scope></search><sort><creationdate>19660706</creationdate><title>Improvements relating to direct voltage transistor trigger circuits</title><author>EADE ROBERT FRANCIS</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_GB1035478A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1966</creationdate><topic>ALARM SYSTEMS</topic><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><topic>ORDER TELEGRAPHS</topic><topic>PHYSICS</topic><topic>PULSE TECHNIQUE</topic><topic>SIGNALLING</topic><topic>SIGNALLING OR CALLING SYSTEMS</topic><toplevel>online_resources</toplevel><creatorcontrib>EADE ROBERT FRANCIS</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>EADE ROBERT FRANCIS</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Improvements relating to direct voltage transistor trigger circuits</title><date>1966-07-06</date><risdate>1966</risdate><abstract>1,035,478. Transistor switching circuits- ASSOCIATED ELECTRICAL INDUSTRIES Ltd. Sept. 2, 1964 [Sept. 3, 1963], No. 34828/63. Heading H3T. A circuit for monitoring a D.C. signal comprises a first transistor to which the D.C. signal is applied together with a square wave so that the transistor is conductive when the combined signal on its base is above a predetermined level and non-conductive when the combined signal is below another predetermined level, and two other transistors forming, with the first transistor, a bi-stable arrangement to accelerate switching of the first transistor between its two states. In Fig. 1 the signal to be monitored is applied between it1 and it2 to the base of Tr1, and the square wave is applied via Tr4 and a limit-setting resistor R5. Initially Tr1 is non-conducting and Tr2 and Tr3 are conducting, but if the combined signal becomes sufficiently positive it causes Trl to conduct and cut off the other two by bi-stable action across the common emitter resistor R1. If the combined signal then becomes sufficiently negative Tr1 will be cut off and the other two will conduct. The voltage levels at which switching occurs are set by R5 and R10. If the input D.C. is too high or too low, so that the combined signal never comes between these two levels, no output will be obtained at ot; the same will occur if there is a failure in the trigger circuit or the supply thereto. The A.C. signal at ot can be detected by passing it to an amplifier, transformer and rectifier bridge to which a relay is connected (Fig. 3, not shown). The voltage at it3 can be sinusoidal if it is squared before reaching the base of Tr1.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_GB1035478A
source esp@cenet
subjects ALARM SYSTEMS
BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
ORDER TELEGRAPHS
PHYSICS
PULSE TECHNIQUE
SIGNALLING
SIGNALLING OR CALLING SYSTEMS
title Improvements relating to direct voltage transistor trigger circuits
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-01T15%3A14%3A40IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=EADE%20ROBERT%20FRANCIS&rft.date=1966-07-06&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EGB1035478A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true