CIRCUIT INTEGRE A TRANSISTORS BIPOLAIRES

CIRCUIT INTEGRE A TRANSISTORS BIPOLAIRES

The disclosure relates to integrated circuits and methods including one or more rows of transistors. In an embodiment, an integrated circuit includes a row of bipolar transistors including a plurality of first conduction regions, a second conduction region, and a common base between the first conduc...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: SOUCHIER, EMELINE, FAGOT, JEAN-JACQUES, PETITPREZ, EMMANUEL, BOIVIN, PHILIPPE, WEBER, OLIVIER
Format: Patent
Sprache:fre
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator SOUCHIER, EMELINE
FAGOT, JEAN-JACQUES
PETITPREZ, EMMANUEL
BOIVIN, PHILIPPE
WEBER, OLIVIER
description The disclosure relates to integrated circuits and methods including one or more rows of transistors. In an embodiment, an integrated circuit includes a row of bipolar transistors including a plurality of first conduction regions, a second conduction region, and a common base between the first conduction regions and the second conduction region. An insulating trench is in contact with each bipolar transistor of the row of bipolar transistors. A conductive layer is on the insulating trench and the common base between the first conduction regions. A spacer layer is between the conductive layer and the first conduction regions.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_FR3079964A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>FR3079964A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_FR3079964A13</originalsourceid><addsrcrecordid>eNrjZNBw9gxyDvUMUfD0C3F1D3JVcFQICXL0C_YMDvEPClZw8gzw93H0DHIN5mFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8W5BxgbmlpZmJo6GxkQoAQDZoiQB</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>CIRCUIT INTEGRE A TRANSISTORS BIPOLAIRES</title><source>esp@cenet</source><creator>SOUCHIER, EMELINE ; FAGOT, JEAN-JACQUES ; PETITPREZ, EMMANUEL ; BOIVIN, PHILIPPE ; WEBER, OLIVIER</creator><creatorcontrib>SOUCHIER, EMELINE ; FAGOT, JEAN-JACQUES ; PETITPREZ, EMMANUEL ; BOIVIN, PHILIPPE ; WEBER, OLIVIER</creatorcontrib><description>The disclosure relates to integrated circuits and methods including one or more rows of transistors. In an embodiment, an integrated circuit includes a row of bipolar transistors including a plurality of first conduction regions, a second conduction region, and a common base between the first conduction regions and the second conduction region. An insulating trench is in contact with each bipolar transistor of the row of bipolar transistors. A conductive layer is on the insulating trench and the common base between the first conduction regions. A spacer layer is between the conductive layer and the first conduction regions.</description><language>fre</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20191011&amp;DB=EPODOC&amp;CC=FR&amp;NR=3079964A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20191011&amp;DB=EPODOC&amp;CC=FR&amp;NR=3079964A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SOUCHIER, EMELINE</creatorcontrib><creatorcontrib>FAGOT, JEAN-JACQUES</creatorcontrib><creatorcontrib>PETITPREZ, EMMANUEL</creatorcontrib><creatorcontrib>BOIVIN, PHILIPPE</creatorcontrib><creatorcontrib>WEBER, OLIVIER</creatorcontrib><title>CIRCUIT INTEGRE A TRANSISTORS BIPOLAIRES</title><description>The disclosure relates to integrated circuits and methods including one or more rows of transistors. In an embodiment, an integrated circuit includes a row of bipolar transistors including a plurality of first conduction regions, a second conduction region, and a common base between the first conduction regions and the second conduction region. An insulating trench is in contact with each bipolar transistor of the row of bipolar transistors. A conductive layer is on the insulating trench and the common base between the first conduction regions. A spacer layer is between the conductive layer and the first conduction regions.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNBw9gxyDvUMUfD0C3F1D3JVcFQICXL0C_YMDvEPClZw8gzw93H0DHIN5mFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8W5BxgbmlpZmJo6GxkQoAQDZoiQB</recordid><startdate>20191011</startdate><enddate>20191011</enddate><creator>SOUCHIER, EMELINE</creator><creator>FAGOT, JEAN-JACQUES</creator><creator>PETITPREZ, EMMANUEL</creator><creator>BOIVIN, PHILIPPE</creator><creator>WEBER, OLIVIER</creator><scope>EVB</scope></search><sort><creationdate>20191011</creationdate><title>CIRCUIT INTEGRE A TRANSISTORS BIPOLAIRES</title><author>SOUCHIER, EMELINE ; FAGOT, JEAN-JACQUES ; PETITPREZ, EMMANUEL ; BOIVIN, PHILIPPE ; WEBER, OLIVIER</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_FR3079964A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>fre</language><creationdate>2019</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>SOUCHIER, EMELINE</creatorcontrib><creatorcontrib>FAGOT, JEAN-JACQUES</creatorcontrib><creatorcontrib>PETITPREZ, EMMANUEL</creatorcontrib><creatorcontrib>BOIVIN, PHILIPPE</creatorcontrib><creatorcontrib>WEBER, OLIVIER</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SOUCHIER, EMELINE</au><au>FAGOT, JEAN-JACQUES</au><au>PETITPREZ, EMMANUEL</au><au>BOIVIN, PHILIPPE</au><au>WEBER, OLIVIER</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>CIRCUIT INTEGRE A TRANSISTORS BIPOLAIRES</title><date>2019-10-11</date><risdate>2019</risdate><abstract>The disclosure relates to integrated circuits and methods including one or more rows of transistors. In an embodiment, an integrated circuit includes a row of bipolar transistors including a plurality of first conduction regions, a second conduction region, and a common base between the first conduction regions and the second conduction region. An insulating trench is in contact with each bipolar transistor of the row of bipolar transistors. A conductive layer is on the insulating trench and the common base between the first conduction regions. A spacer layer is between the conductive layer and the first conduction regions.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language fre
recordid cdi_epo_espacenet_FR3079964A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title CIRCUIT INTEGRE A TRANSISTORS BIPOLAIRES
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-24T14%3A40%3A34IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SOUCHIER,%20EMELINE&rft.date=2019-10-11&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EFR3079964A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true