PROCEDE DE GRAVURE DE COUCHES DE CIRCUIT INTEGRE A PROFONDEUR FIXEE ET CIRCUIT INTEGRE CORRESPONDANT

The method consists in depositing on the layer to be etched 1 a protective layer forming a stop layer 2, then on the latter a reference layer 3, in a material compatible with that of the layer to be etched 1, the thickness of the reference layer 3 being proportional to the depth of the etching to be...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: HAOND MICHEL
Format: Patent
Sprache:fre
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator HAOND MICHEL
description The method consists in depositing on the layer to be etched 1 a protective layer forming a stop layer 2, then on the latter a reference layer 3, in a material compatible with that of the layer to be etched 1, the thickness of the reference layer 3 being proportional to the depth of the etching to be produced. A mask 4 is applied on the reference layer 3 and the etching of this layer is carried out by chemical attack until the stop layer 2 is encountered. After removal of the mask 4 and of the stop layer 2, in the etching area, the reference layer 3 and the layer of material to be etched 1 are simultaneously subjected to chemical attack, until the stop layer 2 is encountered. Etching to the plane dimensions of the etching of the reference layer 3, and of a depth which is proportional to the thickness of the reference layer 3, is thus created. Application to the etching of integrated circuit layers or to the creation of elements having an inverted-T shape.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_FR2669466B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>FR2669466B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_FR2669466B13</originalsourceid><addsrcrecordid>eNrjZEgJCPJ3dnVxVQAi9yDHsNAgMNPZP9TZwzUYzPQMcg71DFHw9AtxdQfKOioAtbj5-7m4hgYpuHlGuLoquIZgqHL2DwpyDQ4AKnP0C-FhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfFuQUZmZpYmZmZOhsZEKAEAtEoz_w</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>PROCEDE DE GRAVURE DE COUCHES DE CIRCUIT INTEGRE A PROFONDEUR FIXEE ET CIRCUIT INTEGRE CORRESPONDANT</title><source>esp@cenet</source><creator>HAOND MICHEL</creator><creatorcontrib>HAOND MICHEL</creatorcontrib><description>The method consists in depositing on the layer to be etched 1 a protective layer forming a stop layer 2, then on the latter a reference layer 3, in a material compatible with that of the layer to be etched 1, the thickness of the reference layer 3 being proportional to the depth of the etching to be produced. A mask 4 is applied on the reference layer 3 and the etching of this layer is carried out by chemical attack until the stop layer 2 is encountered. After removal of the mask 4 and of the stop layer 2, in the etching area, the reference layer 3 and the layer of material to be etched 1 are simultaneously subjected to chemical attack, until the stop layer 2 is encountered. Etching to the plane dimensions of the etching of the reference layer 3, and of a depth which is proportional to the thickness of the reference layer 3, is thus created. Application to the etching of integrated circuit layers or to the creation of elements having an inverted-T shape.</description><edition>6</edition><language>fre</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>1997</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19971107&amp;DB=EPODOC&amp;CC=FR&amp;NR=2669466B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19971107&amp;DB=EPODOC&amp;CC=FR&amp;NR=2669466B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HAOND MICHEL</creatorcontrib><title>PROCEDE DE GRAVURE DE COUCHES DE CIRCUIT INTEGRE A PROFONDEUR FIXEE ET CIRCUIT INTEGRE CORRESPONDANT</title><description>The method consists in depositing on the layer to be etched 1 a protective layer forming a stop layer 2, then on the latter a reference layer 3, in a material compatible with that of the layer to be etched 1, the thickness of the reference layer 3 being proportional to the depth of the etching to be produced. A mask 4 is applied on the reference layer 3 and the etching of this layer is carried out by chemical attack until the stop layer 2 is encountered. After removal of the mask 4 and of the stop layer 2, in the etching area, the reference layer 3 and the layer of material to be etched 1 are simultaneously subjected to chemical attack, until the stop layer 2 is encountered. Etching to the plane dimensions of the etching of the reference layer 3, and of a depth which is proportional to the thickness of the reference layer 3, is thus created. Application to the etching of integrated circuit layers or to the creation of elements having an inverted-T shape.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1997</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZEgJCPJ3dnVxVQAi9yDHsNAgMNPZP9TZwzUYzPQMcg71DFHw9AtxdQfKOioAtbj5-7m4hgYpuHlGuLoquIZgqHL2DwpyDQ4AKnP0C-FhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfFuQUZmZpYmZmZOhsZEKAEAtEoz_w</recordid><startdate>19971107</startdate><enddate>19971107</enddate><creator>HAOND MICHEL</creator><scope>EVB</scope></search><sort><creationdate>19971107</creationdate><title>PROCEDE DE GRAVURE DE COUCHES DE CIRCUIT INTEGRE A PROFONDEUR FIXEE ET CIRCUIT INTEGRE CORRESPONDANT</title><author>HAOND MICHEL</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_FR2669466B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>fre</language><creationdate>1997</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>HAOND MICHEL</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HAOND MICHEL</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>PROCEDE DE GRAVURE DE COUCHES DE CIRCUIT INTEGRE A PROFONDEUR FIXEE ET CIRCUIT INTEGRE CORRESPONDANT</title><date>1997-11-07</date><risdate>1997</risdate><abstract>The method consists in depositing on the layer to be etched 1 a protective layer forming a stop layer 2, then on the latter a reference layer 3, in a material compatible with that of the layer to be etched 1, the thickness of the reference layer 3 being proportional to the depth of the etching to be produced. A mask 4 is applied on the reference layer 3 and the etching of this layer is carried out by chemical attack until the stop layer 2 is encountered. After removal of the mask 4 and of the stop layer 2, in the etching area, the reference layer 3 and the layer of material to be etched 1 are simultaneously subjected to chemical attack, until the stop layer 2 is encountered. Etching to the plane dimensions of the etching of the reference layer 3, and of a depth which is proportional to the thickness of the reference layer 3, is thus created. Application to the etching of integrated circuit layers or to the creation of elements having an inverted-T shape.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language fre
recordid cdi_epo_espacenet_FR2669466B1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title PROCEDE DE GRAVURE DE COUCHES DE CIRCUIT INTEGRE A PROFONDEUR FIXEE ET CIRCUIT INTEGRE CORRESPONDANT
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-20T14%3A36%3A53IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HAOND%20MICHEL&rft.date=1997-11-07&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EFR2669466B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true