SYSTEME DE TRAITEMENT MODULAIRE, SE PRETANT A DE MULTIPLES CONFIGURATIONS INTEGRE AVEC UN SYSTEME DE PRE-TRAITEMENT
A signal-processing system, e.g. for a telephone exchange, comprises n modular processing units each including a pair of identical microprocessors operating in parallel on binary signals arriving over an internal bus, only one microprocessor of each pair being enabled to transmit outgoing messages t...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Patent |
Sprache: | fre |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | RICCARDO CEDOLIN, WOLMET CHIAROTTINO, GIUSEPPE GIANDONATO, SILVANO GIORCELLI, GIORGIO MARTINENGO, GIORGIO SOFI, SERGIO VILLONE |
description | A signal-processing system, e.g. for a telephone exchange, comprises n modular processing units each including a pair of identical microprocessors operating in parallel on binary signals arriving over an internal bus, only one microprocessor of each pair being enabled to transmit outgoing messages to that bus while the other operates as a dummy. The two microprocessors are interlinked by a correlating connection enabling verification of their correct operation in response to microinstructions read out from respective microprogram memories thereof under the control of a common clock. A momentary divergence, resulting from a relative lag in the response of one microprocessor to an asynchronously arriving signal bit, results in a delay of the microprogram by one clock cycle to permit resynchronization; longer-lasting disparities lead to a deactivation of the microprocessor pair and to the emission of an alarm signal. Processing information individual to the associated peripheral unit is stored in an internal memory connected to the bus; general information utilizable by any processing unit is stored in several outside memory banks accessible through external extensions of the internal bus of any such unit. The processing units may be hierarchically organized in several tiers of different ranks. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_FR2418989B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>FR2418989B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_FR2418989B13</originalsourceid><addsrcrecordid>eNqNjL0KwjAURrM4iPoO9wHsUHVox5je1EB-SnIjOJUicRItxPfHFgQdnb7Dx-EsWQ6XQGgQGgTyXM1sCYxroubK4xYCQueR-PTy2TJRk-o0BhDOStVGz0k5G0BZwtYj8DMKiBZ-ylOg-NbXbHEb7jltPrtiIJHEqUjjs095HK7pkV699LtDWdVVfSz3fyhvHeQ4eA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SYSTEME DE TRAITEMENT MODULAIRE, SE PRETANT A DE MULTIPLES CONFIGURATIONS INTEGRE AVEC UN SYSTEME DE PRE-TRAITEMENT</title><source>esp@cenet</source><creator>RICCARDO CEDOLIN, WOLMET CHIAROTTINO, GIUSEPPE GIANDONATO, SILVANO GIORCELLI, GIORGIO MARTINENGO, GIORGIO SOFI, SERGIO VILLONE</creator><creatorcontrib>RICCARDO CEDOLIN, WOLMET CHIAROTTINO, GIUSEPPE GIANDONATO, SILVANO GIORCELLI, GIORGIO MARTINENGO, GIORGIO SOFI, SERGIO VILLONE</creatorcontrib><description>A signal-processing system, e.g. for a telephone exchange, comprises n modular processing units each including a pair of identical microprocessors operating in parallel on binary signals arriving over an internal bus, only one microprocessor of each pair being enabled to transmit outgoing messages to that bus while the other operates as a dummy. The two microprocessors are interlinked by a correlating connection enabling verification of their correct operation in response to microinstructions read out from respective microprogram memories thereof under the control of a common clock. A momentary divergence, resulting from a relative lag in the response of one microprocessor to an asynchronously arriving signal bit, results in a delay of the microprogram by one clock cycle to permit resynchronization; longer-lasting disparities lead to a deactivation of the microprocessor pair and to the emission of an alarm signal. Processing information individual to the associated peripheral unit is stored in an internal memory connected to the bus; general information utilizable by any processing unit is stored in several outside memory banks accessible through external extensions of the internal bus of any such unit. The processing units may be hierarchically organized in several tiers of different ranks.</description><language>fre</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; PHYSICS ; SELECTING</subject><creationdate>1987</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19871113&DB=EPODOC&CC=FR&NR=2418989B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19871113&DB=EPODOC&CC=FR&NR=2418989B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>RICCARDO CEDOLIN, WOLMET CHIAROTTINO, GIUSEPPE GIANDONATO, SILVANO GIORCELLI, GIORGIO MARTINENGO, GIORGIO SOFI, SERGIO VILLONE</creatorcontrib><title>SYSTEME DE TRAITEMENT MODULAIRE, SE PRETANT A DE MULTIPLES CONFIGURATIONS INTEGRE AVEC UN SYSTEME DE PRE-TRAITEMENT</title><description>A signal-processing system, e.g. for a telephone exchange, comprises n modular processing units each including a pair of identical microprocessors operating in parallel on binary signals arriving over an internal bus, only one microprocessor of each pair being enabled to transmit outgoing messages to that bus while the other operates as a dummy. The two microprocessors are interlinked by a correlating connection enabling verification of their correct operation in response to microinstructions read out from respective microprogram memories thereof under the control of a common clock. A momentary divergence, resulting from a relative lag in the response of one microprocessor to an asynchronously arriving signal bit, results in a delay of the microprogram by one clock cycle to permit resynchronization; longer-lasting disparities lead to a deactivation of the microprocessor pair and to the emission of an alarm signal. Processing information individual to the associated peripheral unit is stored in an internal memory connected to the bus; general information utilizable by any processing unit is stored in several outside memory banks accessible through external extensions of the internal bus of any such unit. The processing units may be hierarchically organized in several tiers of different ranks.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><subject>SELECTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1987</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjL0KwjAURrM4iPoO9wHsUHVox5je1EB-SnIjOJUicRItxPfHFgQdnb7Dx-EsWQ6XQGgQGgTyXM1sCYxroubK4xYCQueR-PTy2TJRk-o0BhDOStVGz0k5G0BZwtYj8DMKiBZ-ylOg-NbXbHEb7jltPrtiIJHEqUjjs095HK7pkV699LtDWdVVfSz3fyhvHeQ4eA</recordid><startdate>19871113</startdate><enddate>19871113</enddate><creator>RICCARDO CEDOLIN, WOLMET CHIAROTTINO, GIUSEPPE GIANDONATO, SILVANO GIORCELLI, GIORGIO MARTINENGO, GIORGIO SOFI, SERGIO VILLONE</creator><scope>EVB</scope></search><sort><creationdate>19871113</creationdate><title>SYSTEME DE TRAITEMENT MODULAIRE, SE PRETANT A DE MULTIPLES CONFIGURATIONS INTEGRE AVEC UN SYSTEME DE PRE-TRAITEMENT</title><author>RICCARDO CEDOLIN, WOLMET CHIAROTTINO, GIUSEPPE GIANDONATO, SILVANO GIORCELLI, GIORGIO MARTINENGO, GIORGIO SOFI, SERGIO VILLONE</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_FR2418989B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>fre</language><creationdate>1987</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><topic>SELECTING</topic><toplevel>online_resources</toplevel><creatorcontrib>RICCARDO CEDOLIN, WOLMET CHIAROTTINO, GIUSEPPE GIANDONATO, SILVANO GIORCELLI, GIORGIO MARTINENGO, GIORGIO SOFI, SERGIO VILLONE</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>RICCARDO CEDOLIN, WOLMET CHIAROTTINO, GIUSEPPE GIANDONATO, SILVANO GIORCELLI, GIORGIO MARTINENGO, GIORGIO SOFI, SERGIO VILLONE</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SYSTEME DE TRAITEMENT MODULAIRE, SE PRETANT A DE MULTIPLES CONFIGURATIONS INTEGRE AVEC UN SYSTEME DE PRE-TRAITEMENT</title><date>1987-11-13</date><risdate>1987</risdate><abstract>A signal-processing system, e.g. for a telephone exchange, comprises n modular processing units each including a pair of identical microprocessors operating in parallel on binary signals arriving over an internal bus, only one microprocessor of each pair being enabled to transmit outgoing messages to that bus while the other operates as a dummy. The two microprocessors are interlinked by a correlating connection enabling verification of their correct operation in response to microinstructions read out from respective microprogram memories thereof under the control of a common clock. A momentary divergence, resulting from a relative lag in the response of one microprocessor to an asynchronously arriving signal bit, results in a delay of the microprogram by one clock cycle to permit resynchronization; longer-lasting disparities lead to a deactivation of the microprocessor pair and to the emission of an alarm signal. Processing information individual to the associated peripheral unit is stored in an internal memory connected to the bus; general information utilizable by any processing unit is stored in several outside memory banks accessible through external extensions of the internal bus of any such unit. The processing units may be hierarchically organized in several tiers of different ranks.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | fre |
recordid | cdi_epo_espacenet_FR2418989B1 |
source | esp@cenet |
subjects | CALCULATING COMPUTING COUNTING ELECTRIC COMMUNICATION TECHNIQUE ELECTRIC DIGITAL DATA PROCESSING ELECTRICITY PHYSICS SELECTING |
title | SYSTEME DE TRAITEMENT MODULAIRE, SE PRETANT A DE MULTIPLES CONFIGURATIONS INTEGRE AVEC UN SYSTEME DE PRE-TRAITEMENT |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-28T06%3A22%3A08IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=RICCARDO%20CEDOLIN,%20WOLMET%20CHIAROTTINO,%20GIUSEPPE%20GIANDONATO,%20SILVANO%20GIORCELLI,%20GIORGIO%20MARTINENGO,%20GIORGIO%20SOFI,%20SERGIO%20VILLONE&rft.date=1987-11-13&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EFR2418989B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |