Circuit de décodage et de codage à caractéristique logarithmique

1,150,866. Non-linear digital/analogue converters. INTERNATIONAL STANDARD ELECTRIC CORP. 18 Jan., 1968 [26 Jan., 1967], No. 2694/68. Heading G4H. A non-linear digital to analogue decoder having a logarithmic characteristic includes a register RG (Fig. 2) for the binary number to be decoded, the most...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: LEROUGE CLAUDE PAUL HENRI, STRUBE DIDIER CHARLES
Format: Patent
Sprache:fre
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator LEROUGE CLAUDE PAUL HENRI
STRUBE DIDIER CHARLES
description 1,150,866. Non-linear digital/analogue converters. INTERNATIONAL STANDARD ELECTRIC CORP. 18 Jan., 1968 [26 Jan., 1967], No. 2694/68. Heading G4H. A non-linear digital to analogue decoder having a logarithmic characteristic includes a register RG (Fig. 2) for the binary number to be decoded, the most significant bit of which represents its polarity, and two decoders D1, D2 for the more significant and less significant bits respectively, the outputs from decoder D1 controlling via electronic gates C11-C14, C111-C114 the point of injection of a current, the value of which is determined by the output of decoder D2, into one of two identical ladder networks SP, SN, the chosen network being dependent on the polarity bit. In the embodiment described for decoding seven bit numbers, constant current generators G11, G16 controlled by the outputs of decoder D2 give outputs which are in a geometrical progression of ratio (k + 1) 1/64 whilst each mesh of the ladder network gives an attenuation of (k+ 1) 1/4 The decoder may be used in an analogue to digital feedback converter in which first the polarity of the analogue signal to be digitized is determined, that is the value of the bit B1, succeeding stages in the register RG then being switched in until coincidence is achieved.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_FR1518778A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>FR1518778A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_FR1518778A3</originalsourceid><addsrcrecordid>eNrjZHB2zixKLs0sUUhJVUg5vDI5PyUxPVUhFcyHcg4vUEhOLEpMLjm8siizuCSzsDRVISc_PbEosyQjF8TjYWBNS8wpTuWF0twM8m6uIc4euqkF-fGpxQWJyal5qSXxbkGGpoYW5uYWjsaEVQAAdTszgA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Circuit de décodage et de codage à caractéristique logarithmique</title><source>esp@cenet</source><creator>LEROUGE CLAUDE PAUL HENRI ; STRUBE DIDIER CHARLES</creator><creatorcontrib>LEROUGE CLAUDE PAUL HENRI ; STRUBE DIDIER CHARLES</creatorcontrib><description>1,150,866. Non-linear digital/analogue converters. INTERNATIONAL STANDARD ELECTRIC CORP. 18 Jan., 1968 [26 Jan., 1967], No. 2694/68. Heading G4H. A non-linear digital to analogue decoder having a logarithmic characteristic includes a register RG (Fig. 2) for the binary number to be decoded, the most significant bit of which represents its polarity, and two decoders D1, D2 for the more significant and less significant bits respectively, the outputs from decoder D1 controlling via electronic gates C11-C14, C111-C114 the point of injection of a current, the value of which is determined by the output of decoder D2, into one of two identical ladder networks SP, SN, the chosen network being dependent on the polarity bit. In the embodiment described for decoding seven bit numbers, constant current generators G11, G16 controlled by the outputs of decoder D2 give outputs which are in a geometrical progression of ratio (k + 1) 1/64 whilst each mesh of the ladder network gives an attenuation of (k+ 1) 1/4 The decoder may be used in an analogue to digital feedback converter in which first the polarity of the analogue signal to be digitized is determined, that is the value of the bit B1, succeeding stages in the register RG then being switched in until coincidence is achieved.</description><language>fre</language><subject>BASIC ELECTRONIC CIRCUITRY ; CODE CONVERSION IN GENERAL ; CODING ; DECODING ; ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; TRANSMISSION</subject><creationdate>1968</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19680329&amp;DB=EPODOC&amp;CC=FR&amp;NR=1518778A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19680329&amp;DB=EPODOC&amp;CC=FR&amp;NR=1518778A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LEROUGE CLAUDE PAUL HENRI</creatorcontrib><creatorcontrib>STRUBE DIDIER CHARLES</creatorcontrib><title>Circuit de décodage et de codage à caractéristique logarithmique</title><description>1,150,866. Non-linear digital/analogue converters. INTERNATIONAL STANDARD ELECTRIC CORP. 18 Jan., 1968 [26 Jan., 1967], No. 2694/68. Heading G4H. A non-linear digital to analogue decoder having a logarithmic characteristic includes a register RG (Fig. 2) for the binary number to be decoded, the most significant bit of which represents its polarity, and two decoders D1, D2 for the more significant and less significant bits respectively, the outputs from decoder D1 controlling via electronic gates C11-C14, C111-C114 the point of injection of a current, the value of which is determined by the output of decoder D2, into one of two identical ladder networks SP, SN, the chosen network being dependent on the polarity bit. In the embodiment described for decoding seven bit numbers, constant current generators G11, G16 controlled by the outputs of decoder D2 give outputs which are in a geometrical progression of ratio (k + 1) 1/64 whilst each mesh of the ladder network gives an attenuation of (k+ 1) 1/4 The decoder may be used in an analogue to digital feedback converter in which first the polarity of the analogue signal to be digitized is determined, that is the value of the bit B1, succeeding stages in the register RG then being switched in until coincidence is achieved.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CODE CONVERSION IN GENERAL</subject><subject>CODING</subject><subject>DECODING</subject><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>TRANSMISSION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1968</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHB2zixKLs0sUUhJVUg5vDI5PyUxPVUhFcyHcg4vUEhOLEpMLjm8siizuCSzsDRVISc_PbEosyQjF8TjYWBNS8wpTuWF0twM8m6uIc4euqkF-fGpxQWJyal5qSXxbkGGpoYW5uYWjsaEVQAAdTszgA</recordid><startdate>19680329</startdate><enddate>19680329</enddate><creator>LEROUGE CLAUDE PAUL HENRI</creator><creator>STRUBE DIDIER CHARLES</creator><scope>EVB</scope></search><sort><creationdate>19680329</creationdate><title>Circuit de décodage et de codage à caractéristique logarithmique</title><author>LEROUGE CLAUDE PAUL HENRI ; STRUBE DIDIER CHARLES</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_FR1518778A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>fre</language><creationdate>1968</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CODE CONVERSION IN GENERAL</topic><topic>CODING</topic><topic>DECODING</topic><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>TRANSMISSION</topic><toplevel>online_resources</toplevel><creatorcontrib>LEROUGE CLAUDE PAUL HENRI</creatorcontrib><creatorcontrib>STRUBE DIDIER CHARLES</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LEROUGE CLAUDE PAUL HENRI</au><au>STRUBE DIDIER CHARLES</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Circuit de décodage et de codage à caractéristique logarithmique</title><date>1968-03-29</date><risdate>1968</risdate><abstract>1,150,866. Non-linear digital/analogue converters. INTERNATIONAL STANDARD ELECTRIC CORP. 18 Jan., 1968 [26 Jan., 1967], No. 2694/68. Heading G4H. A non-linear digital to analogue decoder having a logarithmic characteristic includes a register RG (Fig. 2) for the binary number to be decoded, the most significant bit of which represents its polarity, and two decoders D1, D2 for the more significant and less significant bits respectively, the outputs from decoder D1 controlling via electronic gates C11-C14, C111-C114 the point of injection of a current, the value of which is determined by the output of decoder D2, into one of two identical ladder networks SP, SN, the chosen network being dependent on the polarity bit. In the embodiment described for decoding seven bit numbers, constant current generators G11, G16 controlled by the outputs of decoder D2 give outputs which are in a geometrical progression of ratio (k + 1) 1/64 whilst each mesh of the ladder network gives an attenuation of (k+ 1) 1/4 The decoder may be used in an analogue to digital feedback converter in which first the polarity of the analogue signal to be digitized is determined, that is the value of the bit B1, succeeding stages in the register RG then being switched in until coincidence is achieved.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language fre
recordid cdi_epo_espacenet_FR1518778A
source esp@cenet
subjects BASIC ELECTRONIC CIRCUITRY
CODE CONVERSION IN GENERAL
CODING
DECODING
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
TRANSMISSION
title Circuit de décodage et de codage à caractéristique logarithmique
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-07T04%3A54%3A51IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LEROUGE%20CLAUDE%20PAUL%20HENRI&rft.date=1968-03-29&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EFR1518778A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true