Piirikuvio radiotaajuisille tehovahvistimille
A layout is provided for RF power transistors that reduces common lead inductance and its associated performance penalties. An RF transistor cell is rotated 90 DEG with respect to a conventional RF transistor cell so as to located bond pads nearer the edge of a silicon die, reducing bond wire length...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | fin ; swe |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | LEIGHTON, LARRY HAMBERG, IVAR JOHANSSON, TED |
description | A layout is provided for RF power transistors that reduces common lead inductance and its associated performance penalties. An RF transistor cell is rotated 90 DEG with respect to a conventional RF transistor cell so as to located bond pads nearer the edge of a silicon die, reducing bond wire length and common lead inductance and thereby improving performance at high frequencies. The placement of bond pad and distribution of different parts of the transistor layout further reduces common lead inductance. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_FI961655A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>FI961655A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_FI961655A3</originalsourceid><addsrcrecordid>eNrjZNANyMwsyswuLcvMVyhKTMnML0lMzCrNLM7MyUlVKEnNyC9LzCjLLC7JzAWJ8DCwpiXmFKfyQmluBjk31xBnD93Ugvz41OKCxOTUvNSSeDdPSzNDM1NTR2OCCgBP2Sos</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Piirikuvio radiotaajuisille tehovahvistimille</title><source>esp@cenet</source><creator>LEIGHTON, LARRY ; HAMBERG, IVAR ; JOHANSSON, TED</creator><creatorcontrib>LEIGHTON, LARRY ; HAMBERG, IVAR ; JOHANSSON, TED</creatorcontrib><description>A layout is provided for RF power transistors that reduces common lead inductance and its associated performance penalties. An RF transistor cell is rotated 90 DEG with respect to a conventional RF transistor cell so as to located bond pads nearer the edge of a silicon die, reducing bond wire length and common lead inductance and thereby improving performance at high frequencies. The placement of bond pad and distribution of different parts of the transistor layout further reduces common lead inductance.</description><edition>6</edition><language>fin ; swe</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>1996</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19960415&DB=EPODOC&CC=FI&NR=961655A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19960415&DB=EPODOC&CC=FI&NR=961655A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LEIGHTON, LARRY</creatorcontrib><creatorcontrib>HAMBERG, IVAR</creatorcontrib><creatorcontrib>JOHANSSON, TED</creatorcontrib><title>Piirikuvio radiotaajuisille tehovahvistimille</title><description>A layout is provided for RF power transistors that reduces common lead inductance and its associated performance penalties. An RF transistor cell is rotated 90 DEG with respect to a conventional RF transistor cell so as to located bond pads nearer the edge of a silicon die, reducing bond wire length and common lead inductance and thereby improving performance at high frequencies. The placement of bond pad and distribution of different parts of the transistor layout further reduces common lead inductance.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1996</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNANyMwsyswuLcvMVyhKTMnML0lMzCrNLM7MyUlVKEnNyC9LzCjLLC7JzAWJ8DCwpiXmFKfyQmluBjk31xBnD93Ugvz41OKCxOTUvNSSeDdPSzNDM1NTR2OCCgBP2Sos</recordid><startdate>19960415</startdate><enddate>19960415</enddate><creator>LEIGHTON, LARRY</creator><creator>HAMBERG, IVAR</creator><creator>JOHANSSON, TED</creator><scope>EVB</scope></search><sort><creationdate>19960415</creationdate><title>Piirikuvio radiotaajuisille tehovahvistimille</title><author>LEIGHTON, LARRY ; HAMBERG, IVAR ; JOHANSSON, TED</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_FI961655A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>fin ; swe</language><creationdate>1996</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>LEIGHTON, LARRY</creatorcontrib><creatorcontrib>HAMBERG, IVAR</creatorcontrib><creatorcontrib>JOHANSSON, TED</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LEIGHTON, LARRY</au><au>HAMBERG, IVAR</au><au>JOHANSSON, TED</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Piirikuvio radiotaajuisille tehovahvistimille</title><date>1996-04-15</date><risdate>1996</risdate><abstract>A layout is provided for RF power transistors that reduces common lead inductance and its associated performance penalties. An RF transistor cell is rotated 90 DEG with respect to a conventional RF transistor cell so as to located bond pads nearer the edge of a silicon die, reducing bond wire length and common lead inductance and thereby improving performance at high frequencies. The placement of bond pad and distribution of different parts of the transistor layout further reduces common lead inductance.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | fin ; swe |
recordid | cdi_epo_espacenet_FI961655A |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | Piirikuvio radiotaajuisille tehovahvistimille |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-17T17%3A29%3A16IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LEIGHTON,%20LARRY&rft.date=1996-04-15&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EFI961655A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |