DEFIBRILLATOR

A defibrillator comprises a discharging circuit provided with a storage capacitor, a controlled contactor, and electrodes for defibrillation connected in series therebetween. The output of a voltage source and a control unit for adjusting and controlling a voltage across the capacitor are connected...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: GONOPOLSKY OLEG LVOVICH, SMERDOV ANDREI ANDREEVICH, VENIN IGOR VIKTOROVICH, RODIONOV VLADIMIR ILICH, TISCHENKO ALEXANDR GRIGORIEVICH, ZHUK VALERY PAVLOVICH
Format: Patent
Sprache:fin
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A defibrillator comprises a discharging circuit provided with a storage capacitor, a controlled contactor, and electrodes for defibrillation connected in series therebetween. The output of a voltage source and a control unit for adjusting and controlling a voltage across the capacitor are connected to the capacitor. The voltage source input is connected to the output of the control unit. The defibrillator comprises two AND gates, each having two inputs and an output, a unit for starting defibrillation, and an electronarcosis device. The first AND gate has an input connected to the output of the control unit. The first AND gate has a second input connected to the unit for starting defibrillation, while the first AND gate output is connected to the first input of the second AND gate. The second AND gate output is connected to the controlled contactor input. The electronarcosis device comprises a shaping unit for shaping and starting a narcotizing current having an input and two outputs, a signal shaper for starting defibrillation, and electrodes for narcosis. The shaping unit input, is connected to first AND gate output, while the first output is connected to the signal shaper input and the second output is connected to the electrodes for narcosis. The signal shaper output is connected to the second input of the second AND gate.